Using Coverage to Deploy Formal Verification in a Simulation World

Formal verification technology has today advanced to the stage that it can complement or replace simulation effort for selected hardware designs. Yet the completion of a formal verification effort is rarely a requirement for hardware tapeout. Simulation remains the primary verification methodology, and means of deciding when verification is complete. In this paper we discuss how formal verification can be deployed using simulation-based coverage in a simulation-based verification schedule.

[1]  M. Hampton,et al.  Leveraging a Commercial Mutation Analysis Tool For Research , 2007, Testing: Academic and Industrial Conference Practice and Research Techniques - MUTATION (TAICPART-MUTATION 2007).

[2]  Lionel C. Bening.  Accurate simulation of high speed computer logic , 1969, DAC '69.

[3]  Orna Grumberg,et al.  "Have I written enough Properties?" - A Method of Comparison between Specification and Implementation , 1999, CHARME.

[4]  M. Kantrowitz,et al.  I'm done simulating; now what? Verification coverage analysis and correctness checking of the DECchip 21164 Alpha microprocessor , 1996, 33rd Design Automation Conference Proceedings, 1996.

[5]  Harry Foster.  Guidelines for creating a formal verification testplan , 2006 .

[6]  Pallab Dasgupta.  Have I Written Enough Properties , 2006 .

[7]  Timothy Kam,et al.  Coverage estimation for symbolic model checking , 1999, DAC '99.

[8]  George J. Milne,et al.  Correct Hardware Design and Verification Methods , 2003, Lecture Notes in Computer Science.

[9]  Glenford J. Myers,et al.  Art of Software Testing , 1979 .

[10]  Abhishek Datta,et al.  Formal Verification of a Public-Domain DDR2 Controller Design , 2008, 21st International Conference on VLSI Design (VLSID 2008).

[11]  Pierre Wolper,et al.  Expressing interesting properties of programs in propositional temporal logic , 1986, POPL '86.

[12]  Janick Bergeron,et al.  Writing Testbenches using SystemVerilog , 2006 .

[13]  Kurt Keutzer,et al.  Coverage Metrics for Functional Validation of Hardware Designs , 2001, IEEE Des. Test Comput..

[14]  Michael Kantrowitz,et al.  I'm done simulating; now what? Verification coverage analysis and correctness checking of the DEC chip 21164 Alpha microprocessor , 1996, DAC '96.

[15]  Orna Kupferman,et al.  Coverage metrics for formal verification , 2003, International Journal on Software Tools for Technology Transfer.