Practical low power design architecture for 256 Mb DRAM

This paper proposes a new circuit design architecture which is effective for low power, and high speed DRAMs. The characteristics of this schemes are: 1) a fish bone layout of the sub-decode-line in the divided word line (DWL) architecture, 2) a hierarchical bit line (BL) precharge power line and 3) a nonreset row block control and 4) a lowered BL precharge level in self refresh mode. A 256 Mb DRAM using these techniques was fabricated by a 0.25 µm CMOS process. An extremely low stand-by current (23 µA) and self refresh current (478 µA) were obtained.

[1]  Masashi Horiguchi,et al.  256 Mb DRAM technologies for file applications , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[2]  John K. DeBrosse,et al.  Fault-tolerant designs for 256 Mb DRAM , 1995 .

[3]  Masayuki Nakamura,et al.  A 29-ns 64-Mb DRAM with hierarchical array architecture , 1995 .

[4]  Toshio Takeshima,et al.  A 30-ns 256-Mb DRAM with a multidivided array structure , 1993 .