VHDL Design and FPGA Implementation of LDPC Decoder for High Data Rate

In this work, we present a FPGA design and implementation of a parallel architecture of a low complexity LDPC decoder for high data rate applications. The selected code is a regular LDPC code (3, 4). VHDL design and synthesis of such architecture uses the decoding by the algorithm of BP (Believe propagation) simplified "Min-Sum". The complexity of the proposed architecture was studied; it is 6335 LEs at a data rate of 2.12 Gbps for quantization of 8 bits at the second iteration. We also realized a platform based on a co-simulation on Simulink to validate performance in BER (Bit Error Rate) of our architecture.

[1]  Elhassane Abdelmounim,et al.  FPGA implementation of HIHO and SIHO decoders for DSC codes , 2014, 2014 International Conference on Multimedia Computing and Systems (ICMCS).

[2]  Haoran Li,et al.  Reconfigurable architecture and automated design flow for rapid FPGA-based LDPC code emulation , 2012, FPGA '12.

[3]  Radford M. Neal,et al.  Near Shannon limit performance of low density parity check codes , 1996 .

[4]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[5]  Hong Ding,et al.  Design and Implementation for High Speed LDPC Decoder with Layered Decoding , 2009, 2009 WRI International Conference on Communications and Mobile Computing.

[6]  Sang Joon Kim,et al.  A Mathematical Theory of Communication , 2006 .

[7]  Judea Pearl,et al.  Probabilistic reasoning in intelligent systems - networks of plausible inference , 1991, Morgan Kaufmann series in representation and reasoning.

[8]  Rüdiger L. Urbanke,et al.  Efficient encoding of low-density parity-check codes , 2001, IEEE Trans. Inf. Theory.

[9]  Daniel A. Spielman,et al.  Analysis of low density codes and improved designs using irregular graphs , 1998, STOC '98.

[10]  Wang Ling Goh,et al.  A reconfigurable FPGA implementation of an LDPC decoder for unstructured codes , 2008, 2008 2nd International Conference on Signals, Circuits and Systems.

[11]  Robert G. Maunder,et al.  A Survey of FPGA-Based LDPC Decoders , 2016, IEEE Communications Surveys & Tutorials.

[12]  Jean-Baptiste Dore,et al.  Optimisation conjointe de codes LDPC et de leurs architectures de décodage et mise en œuvre sur FPGA. (Joint optimization of LDPC codes and decoders architectures, and FPGA implementation) , 2007 .