Optimization of a cycle time and utilization in semiconductor test manufacturing using simulation based, on-line, near-real-time scheduling system

A discrete event simulation based "on-line near-real-time" dynamic scheduling and optimization system has been conceptualized, designed, and developed to optimize cycle time and asset utilization in the complex manufacturing environment of semiconductor test manufacturing. Our approach includes the application of rules and optimization algorithm, using multiple variables as an integral part of discrete event simulation of the manufacturing operation and auto simulation model generation at a desired frequency. The system has been implemented at a semiconductor back-end site. The impact of the system includes the achievement of world class cycle time, improved machine utilization, reduction in the time that planners and manufacturing personnel spend on scheduling, and more predictable and highly repeatable manufacturing performance. In addition it enables managers and senior planners to carry out "what if" analysis to plan for future.

[1]  J. Banks,et al.  Handbook of Simulation , 1998 .

[2]  Alex J. Ruiz-Torres,et al.  Application of real-time simulation to assign due dates on logistic-manufacturing networks , 1998, 1998 Winter Simulation Conference. Proceedings (Cat. No.98CH36274).

[3]  Douglas G. Watt,et al.  Integrating simulation based scheduling with MES in a semi-conductor fab , 1998, 1998 Winter Simulation Conference. Proceedings (Cat. No.98CH36274).

[4]  Susumu Morito,et al.  Efficient simulation/optimization of dispatching priority with “fake” processing time , 1997, WSC '97.

[5]  Michael Andersson,et al.  A simulation based decision support approach for operational capacity planning in a customer order driven assembly line , 1998, 1998 Winter Simulation Conference. Proceedings (Cat. No.98CH36274).

[6]  Barbara W. Mazziotti,et al.  Creating a flexible, simulation-based finite scheduling tool , 1997, WSC '97.

[7]  Xu Chen,et al.  Implementing on-line simulation upon the World-Wide Web , 1998, 1998 Winter Simulation Conference. Proceedings (Cat. No.98CH36274).

[8]  Oliver Rose.  WIP evolution of a semiconductor factory after a bottleneck workcenter breakdown , 1998, 1998 Winter Simulation Conference. Proceedings (Cat. No.98CH36274).

[9]  Tsu-Shuan Chang,et al.  Multiobjective scheduling for IC sort and test with a simulation testbed , 1998, ICMTS 1998.

[10]  Steven Brown,et al.  Effective implementation of cycle time reduction strategies for semiconductor back-end manufacturing , 1998, 1998 Winter Simulation Conference. Proceedings (Cat. No.98CH36274).

[11]  Shekar Krishnaswamy,et al.  Implementing the theory of constraints philosophy in highly reentrant systems , 1998, 1998 Winter Simulation Conference. Proceedings (Cat. No.98CH36274).

[12]  S. Morito,et al.  Efficient Simulation/optimization Of Dispatching Priority With "Fake" Processing Time , 1997, Winter Simulation Conference Proceedings,.

[13]  Navdeep S. Grewal,et al.  Integrating targeted cycle-time reduction into the capital planning process , 1998, 1998 Winter Simulation Conference. Proceedings (Cat. No.98CH36274).

[14]  Roland Schulz,et al.  Simulation-based production control in the semiconductor industry , 1998, 1998 Winter Simulation Conference. Proceedings (Cat. No.98CH36274).

[15]  S.C.H. Lu,et al.  Efficient scheduling policies to reduce mean and variance of cycle-time in semiconductor manufacturing plants , 1994 .

[16]  Wayne J. Davis,et al.  Initializing on-line simulations from the state of a distributed system , 1998, 1998 Winter Simulation Conference. Proceedings (Cat. No.98CH36274).