A 99.8% Energy-Reduced Two-Stage Mixed Switching Scheme for SAR ADC Without Reset Energy

An ultra-low power consumption two-stage mixed switching scheme for successive approximation register (SAR) analog-to-digital converter (ADC) is presented. Using two simple switches, the novel switching scheme divides the capacitor arrays into two sub-arrays: stage-one and stage-two arrays. The two sub-arrays convert high and low bits cycles, respectively. Once the high bits conversion cycles are completed, the corresponding sub-arrays are split off from the capacitor arrays. This decreases the number of capacitors used in the rest conversion procedure. Thus, the proposed method improves the energy efficiency of SAR ADC. Thanks to C–2C dummy capacitors and two-stage capacitor arrays, the novel architecture achieves 86% reduction in capacitor area than conventional SAR ADC. Furthermore, based on the charge sharing technique and monotonic switching method, the proposed switching scheme does not consume reset energy and achieves 99.8% less switching energy than the conventional switching method. In addition, the proposed scheme is less sensitive to capacitor mismatch because of its great performance in linearity.

[1]  Yintang Yang,et al.  A 19-nW 0.7-V CMOS Voltage Reference With No Amplifiers and No Clock Circuits , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Franco Maloberti,et al.  A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[3]  Zhangming Zhu,et al.  Trade-off between energy and linearity switching scheme for SAR ADC , 2016 .

[4]  Zhangming Zhu,et al.  A charge-sharing switching scheme for SAR ADCs in biomedical applications , 2018, Microelectron. J..

[5]  Xiaolong Yang,et al.  A group reset method for energy-efficient SAR ADC switching schemes , 2018 .

[6]  Xu Cheng,et al.  A 960 μW 10-bit 70-MS/s SAR ADC with an energy-efficient capacitor-switching scheme , 2013, Microelectron. J..

[7]  Shubin Liu,et al.  A highly energy-efficient, highly area-efficient capacitance multiplexing switching scheme for SAR ADC , 2018 .

[8]  Hao Wang,et al.  A Capacitor-Splitting Switching Scheme with Low Total Power Consumption for SAR ADCs , 2019, J. Circuits Syst. Comput..

[9]  Jian Su,et al.  Switching scheme with 98.4% switching energy reduction and high accuracy for SAR ADCs , 2017 .

[10]  Wei Guo,et al.  A 0.3 V 8-bit 8.9 fJ/con.-step SAR ADC with sub-DAC merged switching for bio-sensors , 2017, Microelectron. J..

[11]  Yawen Chen,et al.  Low-Power High-Linearity Switching Procedure for Charge-Redistribution SAR ADC , 2017, Circuits Syst. Signal Process..

[12]  Sahar Sarafi,et al.  High-linear, energy-efficient and area-efficient switching algorithm for high-speed SAR ADCs , 2014, Microelectron. J..

[13]  Soliman A. Mahmoud,et al.  An 8-bit, 10 KS/s, $$1.87\upmu \text {W}$$1.87μW Successive Approximation Analog to Digital Converter in $$0.25\,\upmu \hbox {m}$$0.25μm CMOS Technology for ECG Detection Systems , 2015, Circuits Syst. Signal Process..

[14]  Nan Sun,et al.  A Second-Order Noise-Shaping SAR ADC With Passive Integrator and Tri-Level Voting , 2019, IEEE Journal of Solid-State Circuits.

[15]  Mohammad Yavari,et al.  An Energy-Efficient DAC Switching Method for SAR ADCs , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  Bin Li,et al.  Energy-efficient, area-efficient, high-accuracy and low-complexity switching scheme for SAR ADC , 2017, IEICE Electron. Express.

[17]  M. Salehi,et al.  LSB split capacitor SAR ADC with 99.2% switching energy reduction , 2017 .

[18]  Reza Lotfi,et al.  A low-power capacitor switching scheme with low common-mode voltage variation for successive approximation ADC , 2017, Microelectron. J..

[19]  Xingyuan Tong,et al.  98.8% switching energy reduction in SAR ADC for bioelectronics application , 2015 .

[20]  Zhangming Zhu,et al.  V CM -based monotonic capacitor switching scheme for SAR ADC , 2013 .

[21]  Zhangming Zhu,et al.  Energy-Efficient and Area-Saving Asymmetric Capacitor Switching Scheme for SAR ADCs , 2018, J. Circuits Syst. Comput..

[22]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[23]  Nan Sun,et al.  SAR ADC architecture with 98% reduction in switching energy over conventional scheme , 2013 .

[24]  Dmitry Osipov,et al.  Two-step reset method for energy-efficient SAR ADC switching schemes , 2016 .

[25]  Awais M. Kamboh,et al.  A CMOS Micro-power and Area Efficient Neural Recording and Stimulation Front-End for Biomedical Applications , 2015, Circuits Syst. Signal Process..

[26]  G. Wen,et al.  Energy-efficient hybrid capacitor switching scheme for SAR ADC , 2014 .

[27]  Hao Wang,et al.  Tri-level capacitor-splitting switching scheme with high energy-efficiency for SAR ADCs , 2016, IEICE Electron. Express.

[28]  Zhangming Zhu,et al.  An Energy-Efficient Switching Scheme for Low-Power SAR ADC Design , 2018, J. Circuits Syst. Comput..

[29]  Yvonne Y. H. Lam,et al.  Low-energy and area-efficient tri-level switching scheme for SAR ADC , 2012 .

[30]  Jianhui Wu,et al.  Energy-efficient switching scheme for ultra-low voltage SAR ADC , 2017 .

[31]  Kang-Yoon Lee,et al.  Energy-efficient switching scheme for SAR ADC using zero-energy dual capacitor switching , 2018 .

[32]  Vladimir Stojanovic,et al.  A low-power area-efficient switching scheme for charge-sharing DACs in SAR ADCs , 2010, IEEE Custom Integrated Circuits Conference 2010.

[33]  B. Yazdani,et al.  Low-power DAC with charge redistribution sampling method for SAR ADCs , 2016 .

[34]  Maysam Ghovanloo,et al.  Energy-efficient switching scheme in SAR ADC for biomedical electronics , 2015 .