Efficient modular hybrid adders and Radix-4 booth multipliers for DSP applications

Abstract Adders and multipliers are the fundamental elements of a signal processing architecture. Improve the speed of addition and multiplication operations while minimizing power consumption and area is the problem of interest of this paper. Two versions of modular hybrid adder structures are proposed. The adder structures are derived through the merging of improved carry skip, carry look ahead and ripple carry adder (RCA) concepts. The proposed adder version-1 has improved speed of operation while maintaining power consumption lower than that of RCA. The proposed adder version-2 achieves further improvement in speed through the addition of incrementation scheme at the cost of slight increase in hardware complexity. Two versions of radix-4 booth multipliers are proposed. Among the two versions, the booth multiplier version-1 has the highest speed and lowest power consumption and version-2 has the lowest area compared to most of the existing architectures. Synthesis result show that the delay of proposed multiplier version-1 is reduced by 20.74%, PDP by 45.62% and ADP by 32.26% in comparison with a typical low PDP 8*8 Booth multiplier while consuming 31.4% less power and 14.59% less area. Cadence software with gpdk 45 ​nm standard cell library is used for the design and implementation.

[1]  Ram Krishnamurthy,et al.  A 4 GHz 130 nm address generation unit with 32-bit sparse-tree adder core , 2002, VLSIC 2002.

[2]  Bruce A. Wooley,et al.  A Two's Complement Parallel Array Multiplication Algorithm , 1973, IEEE Transactions on Computers.

[3]  Bernard Widrow,et al.  Adaptive Signal Processing , 1985 .

[4]  T. K. Shahana,et al.  High Throughput Adaptive Filter Architecture Using Modified Transpose Form FIR Filters , 2018 .

[5]  William J. Bowhill,et al.  A 32nm 3.1 billion transistor 12-wide-issue Itanium® processor for mission-critical servers , 2011, 2011 IEEE International Solid-State Circuits Conference.

[6]  M.-J. Hsiao,et al.  Carry-select adder using single ripple-carry adder , 1998 .

[7]  Milos D. Ercegovac,et al.  Digital Arithmetic , 2003, Wiley Encyclopedia of Computer Science and Engineering.

[8]  Yiorgos Tsiatouhas,et al.  New High-Speed Multioutput Carry Look-Ahead Adders , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Lee-Sup Kim,et al.  64-bit carry-select adder with reduced area , 2001 .

[10]  Kiamal Z. Pekmestzi,et al.  An Optimized Modified Booth Recoder for Efficient Design of the Add-Multiply Operator , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Mark Horowitz,et al.  FPU Generator for Design Space Exploration , 2013, 2013 IEEE 21st Symposium on Computer Arithmetic.

[12]  G. R. Gokhale,et al.  Design of Vedic-multiplier using area-efficient Carry Select Adder , 2015, 2015 International Conference on Advances in Computing, Communications and Informatics (ICACCI).

[13]  Paolo Montuschi,et al.  Improved 64-bit Radix-16 Booth Multiplier Based on Partial Product Array Height Reduction , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Bernard Widrow,et al.  Least-mean-square adaptive filters , 2003 .

[15]  Guangyi Wang,et al.  A Carry Lookahead Adder Based on Hybrid CMOS-Memristor Logic Circuit , 2019, IEEE Access.

[16]  Mehdi Kamal,et al.  High-Speed and Energy-Efficient Carry Skip Adder Operating Under a Wide Range of Supply Voltage Levels , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  Bart R. Zeydel,et al.  Energy optimization of pipelined digital systems using circuit sizing and supply scaling , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Saiyu Ren,et al.  Low-power-delay-product radix-4 8*8 Booth multiplier in CMOS , 2018 .

[19]  Simon Knowles,et al.  A family of adders , 1999, Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336).

[20]  Bart R. Zeydel,et al.  Energy-Efficient Design Methodologies: High-Performance VLSI Adders , 2010, IEEE Journal of Solid-State Circuits.

[21]  Mahboobeh Houshmand,et al.  Optimization of Combinational Logic Circuits Using NAND Gates and Genetic Programming , 2011 .

[22]  Orest J. Bedrij.  Carry-Select Adder , 1962, IRE Trans. Electron. Comput..

[23]  B. Ramkumar,et al.  Low-Power and Area-Efficient Carry Select Adder , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[24]  I-Chyn Wey,et al.  An Area-Efficient Carry Select Adder Design by Sharing the Common Boolean Logic Term , 2012 .

[25]  Earl E. Swartzlander,et al.  A Reduced Complexity Wallace Multiplier Reduction , 2010, IEEE Transactions on Computers.

[26]  Ritu Sharma,et al.  Design and implementation of a high speed digital FIR filter using unfolding , 2016, 2016 IEEE 7th Power India International Conference (PIICON).

[27]  Sang Yoon Park,et al.  Critical-Path Analysis and Low-Complexity Implementation of the LMS Adaptive Algorithm , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[28]  Paolo Montuschi,et al.  Reducing the Computation Time in (Short Bit-Width) Two's Complement Multipliers , 2011, IEEE Transactions on Computers.

[29]  Israel Koren.  Computer arithmetic algorithms , 1993 .

[30]  Naveen Verma,et al.  Ultralow-power electronics for biomedical applications. , 2008, Annual review of biomedical engineering.

[31]  Somayeh Timarchi,et al.  Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[32]  Shiann-Rong Kuang,et al.  Modified Booth Multipliers With a Regular Partial Product Array , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[33]  Xin Lou,et al.  Fine-Grained Critical Path Analysis and Optimization for Area-Time Efficient Realization of Multiple Constant Multiplications , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[34]  Mathias Beike,et al.  Digital Integrated Circuits A Design Perspective , 2016 .