Highly linear continuous-time MASH ΔΣ ADC with dual VCO-based quantizers
暂无分享,去创建一个
[1] M.Z. Straayer,et al. A 12-Bit, 10-MHz Bandwidth, Continuous-Time $\Sigma\Delta$ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, IEEE Journal of Solid-State Circuits.
[2] Willy Sansen,et al. analog design essentials , 2011 .
[3] Pavan Kumar Hanumolu,et al. A 12.5-bit 4 MHz 13.8 mW MASH $\Delta \Sigma$ Modulator With Multirated VCO-Based ADC , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.
[4] Amr Elshazly,et al. A 16-mW 78-dB SNDR 10-MHz BW CT $\Delta \Sigma$ ADC Using Residue-Cancelling VCO-Based Quantizer , 2012, IEEE Journal of Solid-State Circuits.
[5] Pavan Kumar Hanumolu,et al. A Deterministic Digital Background Calibration Technique for VCO-Based ADCs , 2014, IEEE Journal of Solid-State Circuits.
[6] Michael H. Perrott,et al. A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time � ADC With VCO-Based Integrator and Quantizer Implemented in 0 . 13 � m CMOS , 2009 .
[7] Peng Gao,et al. A 40MHz-BW two-step open-loop VCO-based ADC with 42fJ/step FoM in 40nm CMOS , 2013, 2013 Proceedings of the ESSCIRC (ESSCIRC).
[8] M.H. Perrott,et al. A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time $\Delta\Sigma$ ADC With VCO-Based Integrator and Quantizer Implemented in 0.13 $\mu$m CMOS , 2009, IEEE Journal of Solid-State Circuits.