500 Mb/s soft output Viterbi decoder

Two 8-state, 7-bit soft output Viterbi decoders matched to an EPR4 channel and a rate-8/9 convolutional code are implemented in 0.18µm CMOS technology. Architectural transformation of the add-compare-select structures and modification of the register exchange allow a high throughput with small area overhead. The 4mm2chip has been verified to decode at 500Mb/s with 1.8V supply. These decoders are used with Turbo codes, which have been demonstrated to achieve information rates very close to the Shannon limit.

[1]  Thomas Conway.  Implementation of high speed Viterbi detectors , 1999 .

[2]  L. R. Carley,et al.  A 110 MHz 350 mW 0.6 /spl mu/m CMOS 16-state generalized-target Viterbi detector for disk drive read channels , 1999 .

[3]  Heinrich Meyr,et al.  A 40 Mb/s soft-output Viterbi decoder , 1995 .

[4]  Alain Glavieux,et al.  Reflections on the Prize Paper : "Near optimum error-correcting coding and decoding: turbo codes" , 1998 .

[5]  Teresa H. Meng,et al.  A 1-Gb/s, four-state, sliding block Viterbi decoder , 1997, IEEE J. Solid State Circuits.

[6]  Joachim Hagenauer,et al.  A Viterbi algorithm with soft-decision outputs and its applications , 1989, IEEE Global Telecommunications Conference, 1989, and Exhibition. 'Communications Technology for the 1990s and Beyond.

[7]  Ning Zhang,et al.  A design environment for high throughput, low power dedicated signal processing systems , 2001 .

[8]  S. Sridharan,et al.  A 110 MHz 350 mW 0.6 /spl mu/ CMOS 16-state generalized-target Viterbi detector for disk drive read channels , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[9]  Paul H. Siegel,et al.  Reduced-complexity Viterbi detector architectures for partial response signalling , 1995, Proceedings of GLOBECOM '95.

[10]  J. Hagenauer,et al.  Decoding "turbo"-codes with the soft output Viterbi algorithm (SOVA) , 1994, Proceedings of 1994 IEEE International Symposium on Information Theory.

[11]  Mircea R. Stan,et al.  A 2.5 Mb/s, 23 mW SOVA traceback chip for turbo decoding applications , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[12]  Mircea R. Stan,et al.  Low power architecture of the soft-output Viterbi algorithm , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[13]  John Cocke,et al.  Optimal decoding of linear codes for minimizing symbol error rate (Corresp.) , 1974, IEEE Trans. Inf. Theory.

[14]  Inkyu Lee,et al.  A new architecture for the fast Viterbi algorithm , 2003, IEEE Trans. Commun..

[15]  Jan M. Rabaey,et al.  A 210 Mb/s radix-4 bit-level pipelined Viterbi decoder , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[16]  Payam Pakzad,et al.  VLSI architectures for iterative decoders in magnetic recording channels , 2001 .

[17]  Thomas Noll,et al.  Implementation of scalable power and area efficient high-throughput Viterbi decoders , 2002 .

[18]  Paul H. Siegel,et al.  Turbo decoding for partial response channels , 2000, IEEE Trans. Commun..

[19]  P. Glenn Gulak,et al.  Architectural tradeoffs for survivor sequence memory management in Viterbi decoders , 1993, IEEE Trans. Commun..