Automated design of folded-cascode op-amps with sensitivity analysis

We present a method for optimizing and automating component and transistor sizing in CMOS operational amplifiers. We observe that a wide variety of performance measures can be formulated as posynomial functions of the design variables. As a result, amplifier design problems can be expressed as geometric programs, as special type of convex problem for which very efficient global optimization methods exist. A side benefit of using convex optimization is that a sensitivity analysis is obtained with the final solution with no additional computation. This information is of great interest to analog circuit designers. The method we present can be applied to a wide variety of amplifier architectures, but in this paper we apply the method to a specific two-stage amplifier architecture.

[1]  Francisco V. Fernández,et al.  A Statistical Optimization-based Approach For Automated Sizing Of Analog Cells , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[2]  Clarence Zener,et al.  Geometric Programming : Theory and Application , 1967 .

[3]  David J. Allstot,et al.  Rapid Redesign Of Analog Standard Cells Using Constrained Optimization Techniques , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[4]  Eric A. Vittoz,et al.  IDAC: an interactive design tool for analog CMOS circuits , 1987 .

[5]  Rob A. Rutenbar,et al.  Integer programming based topology selection of cell-level analog circuits , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .