Structural Fault Based Specification Reduction for Testing Analog Circuits

Specification reduction can reduce test time, consequently, test cost. In this paper, a methodology to reduce specifications during specification testing for analog circuit is proposed and demonstrated. It starts with first deriving relationships between specifications and parameter variations of the circuit-under-test (CUT) and then reduces specifications by considering bounds of parameter variations. A statistical approach by taking into account of circuit fabrication process fluctuation is also employed and the result shows that the specification reduction depends on the testing confidence. A continuous-time state-variable benchmark filter circuit is applied with this methodology to demonstrate the effectiveness of the approach.

[1]  José Luis Huertas,et al.  Analog and mixed-signal benchmark circuits-first release , 1997, Proceedings International Test Conference 1997.

[2]  Kwang-Ting Cheng,et al.  Pseudorandom testing for mixed-signal circuits , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Carlo Guardiani,et al.  Hierarchical statistical characterization of mixed-signal circuits using behavioral modeling , 1996, ICCAD 1996.

[4]  Stephen K. Sunter,et al.  Test metrics for analog parametric faults , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[5]  Robert Boyd.  Tolerance Analysis of Electronic Circuits Using MATLAB , 1999 .

[6]  Mani Soma,et al.  An experimental approach to analog fault models , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[7]  Taco Zwemstra,et al.  Exploit analog IFA to improve specification based tests [of SC circuits] , 1996, Proceedings ED&TC European Design and Test Conference.

[8]  Duncan M. Walker.  Yield simulation for integrated circuits , 1987 .

[9]  Manoj Sachdev,et al.  Industrial relevance of analog IFA: a fact or a fiction , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[10]  T.M. Souders,et al.  Cutting the high cost of testing , 1991, IEEE Spectrum.

[11]  Wojciech Maly,et al.  FAULT MODELING FOR THE TESTING OF MIXED INTEGRATED CIRCUITS , 1991, 1991, Proceedings. International Test Conference.

[12]  Alberto L. Sangiovanni-Vincentelli,et al.  Minimizing production test time to detect faults in analog circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Ronald S. Gyurcsik,et al.  Optimal ordering of analog integrated circuit tests to minimize test time , 1991, 28th ACM/IEEE Design Automation Conference.

[14]  Krishna R. Pattipati,et al.  Simulation-based testability analysis and fault diagnosis , 1996, Conference Record. AUTOTESTCON '96.

[15]  M. Soma,et al.  Automatic analog test signal generation using multifrequency analysis , 1999 .

[16]  Kurt Antreich,et al.  Analog testing by characteristic observation inference , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Duncan Moore Henry Walker.  Yield simulation for integrated circuits (fault analysis, redundancy analysis, fabrication defects) , 1986 .

[18]  Abhijit Chatterjee,et al.  Test generation for accurate prediction of analog specifications , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[19]  Bozena Kaminska,et al.  Multifrequency Analysis of Faults in Analog Circuits , 1995, IEEE Des. Test Comput..