A size-adaptive time-step algorithm for accurate simulation of aging in analog ICs
暂无分享,去创建一个
Francisco V. Fernández | Montserrat Nafría | R. Castro-López | Elisenda Roca | Javier Martín-Martínez | Rosana Rodríguez | A. Toro-Frias | P. Martín-Lloret
[1] Ali Emre Pusane,et al. A deterministic aging simulator and an analog circuit sizing tool robust to aging phenomena , 2015, 2015 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD).
[2] Ali Emre Pusane,et al. A lifetime-aware analog circuit sizing tool , 2016, Integr..
[3] E. Roca,et al. A fast and accurate reliability simulation method for analog circuits , 2015, 2015 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD).
[4] Francisco V. Fernández,et al. Reliability simulation for analog ICs: Goals, solutions, and challenges , 2016, Integr..
[5] M. Nafría,et al. Probabilistic defect occupancy model for NBTI , 2011, 2011 International Reliability Physics Symposium.
[6] Georges Gielen,et al. Analog IC Reliability in Nanometer CMOS , 2013 .