Enhancing the Tolerance to Power-Supply Instability in Digital Circuits

As IC technology scales down, power supply instability may dramatically contribute to signal integrity loss. In this paper, the authors propose a new methodology to enhance circuit tolerance to power-supply voltage (VDD1) local variations, without degrading its performance. The underlying idea is to add additional tolerance to the edge trigger of the clock signal driving specific memory cells. The clock duty-cycle (CDC) is thus dynamically modulated according to VDD. Two architectures are presented, and one of them is shown to be effective. The key module is a clock stretching logic (CSL) block, used to increase CDC according to VDD-VSS variations. Moreover, when clock frequency reduction is inevitable, circuit tolerance when disturbances start to occur is enhanced, allowing the clock generator to react and reduce its frequency. Experimental results based on SPICE simulations for simple combinational, pipeline and finite-state machine (FSM) circuits are used to demonstrate the usefulness of the proposed methodology.

[1]  Mehrdad Nourani,et al.  Signal Integrity: Fault Modeling and Testing in High-Speed SoCs , 2002, J. Electron. Test..

[2]  Scott Davidson,et al.  ITC'99 Benchmark Circuits - Preliminary Results , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[3]  D. Overhauser,et al.  Full-chip verification of UDSM designs , 1998, ICCAD '98.

[4]  Sachin S. Sapatnekar,et al.  Interleaving buffer insertion and transistor sizing into a single optimization , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Thomas Steinecke,et al.  EMC modeling and simulation on chiplevel , 2001, 2001 IEEE EMC International Symposium. Symposium Record. International Symposium on Electromagnetic Compatibility (Cat. No.01CH37161).

[6]  L. Green.  Understanding the importance of signal integrity , 1999 .

[7]  João Paulo Teixeira,et al.  Dynamic fault test and diagnosis in digital systems using multiple clock schemes and multi-VDD test , 2005, 11th IEEE International On-Line Testing Symposium.

[8]  Majid Sarrafzadeh,et al.  Minimal buffer insertion in clock trees with skew and slew rate constraints , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  David Blaauw,et al.  Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation , 2003, MICRO.

[10]  L. K. Wang,et al.  Design For Signal Integrity: The New Paradigm For Deept!lubmicron Vlsi Design , 1997, Proceedings of Technical Papers. International Symposium on VLSI Technology, Systems, and Applications.

[11]  George A. Katopis,et al.  Decoupling capacitor effects on switching noise , 1992, [1992 Proceedings] Electrical Performance of Electronic Packaging.

[12]  Sudhakar Bobba,et al.  IC power distribution challenges , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[13]  Kwang-Ting Cheng,et al.  Pattern generation for delay testing and dynamic timing analysisconsidering power-supply noise effects , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Sonia Ben Dhia,et al.  Electromagnetic Compatibility of Integrated Circuits: Techniques for low emission and susceptibility , 2006 .

[15]  Andrew B. Kahng,et al.  Interconnect optimization strategies for high-performance VLSI designs , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[16]  Christopher M. Durham,et al.  High Speed CMOS Design Styles , 1998 .

[17]  João Paulo Teixeira,et al.  Fault Modeling and Simulation of Power Supply Voltage Transients in Digital Systems on a Chip , 2005, J. Electron. Test..

[18]  Cecilia Metra,et al.  Implications of clock distribution faults and issues with screening them during manufacturing testing , 2004, IEEE Transactions on Computers.