A hybrid SA-EA method for finding the maximum number of switching gates in a combinational circuit

This work shows the results obtained with the combined application of simulating annealing (SA) and genetic algorithms (GA) in the generation of inputs pairs that cause the maximum number of switching gates in combinational circuits. We found that a combination of SA and GA produces better results than those obtained using only one of them.

[1]  R. L. Wright,et al.  Improved power estimation for behavioral and gate level designs , 2001, Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems.

[2]  Kaushik Roy,et al.  COSMOS: a continuous optimization approach for maximum power estimation of CMOS circuits , 1997, ICCAD 1997.

[3]  Zuohua Ding,et al.  Test Case Generation of Concurrent Programs Based on Event Graph , 2008, 2009 Fifth International Joint Conference on INC, IMS and IDC.

[4]  Masato Haraguchi,et al.  ON THE SPEEDING UP OF THE SIMULATED ANNEALING ALGORITHM IN GENERATING INPUT PAIRS FOR CMOS COMBINATIONAL CIRCUITS , 2006 .

[5]  Alberto Palacios Pawlovsky.  Using simulated annealing to generate input pairs to measure the maximum power dissipation in combinational CMOS circuits , 2005, IEICE Electron. Express.

[6]  Francis Sullivan,et al.  The Metropolis Algorithm , 2000, Computing in Science & Engineering.

[7]  Prashant Agrawal,et al.  A Scalable Modeling Technique to Estimate Dynamic Thermal Design Power of Datapath Intensive Designs , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).

[8]  Kaushik Roy,et al.  Maximum power estimation for CMOS circuits using deterministic and statistical approaches , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Taewhan Kim,et al.  A static estimation technique of power sensitivity in logic circuits , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[10]  Yi-Min Jiang,et al.  Estimation of maximum power and instantaneous current using a genetic algorithm , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[11]  Savithri Sundareswaran,et al.  An assertion based technique for transistor level dynamic power estimation , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[12]  Hiroki Ishikawa,et al.  A Study of Cooling Schemes for the Generation of Input Pairs of CMOS Combinational Circuits Using the Simulated Annealing Algorithm , 2005 .

[13]  Kai Zhang,et al.  An enhanced iterative improvement method for evaluating the maximum number of simultaneous switching gates for combinational circuits , 1997, Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference.

[14]  Srivaths Ravi,et al.  Power estimation for cycle-accurate functional descriptions of hardware , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[15]  Noritaka Shigei,et al.  Fuzzy Inference Models Appropriate for Digital Circuit , 2008 .

[16]  Kaushik Roy,et al.  Maximum power estimation for CMOS circuits using deterministic and statistic approaches , 1996, Proceedings of 9th International Conference on VLSI Design.

[17]  ON THE USE OF GENETIC ALGORITHMS IN GENERATING INPUT PAIRS THAT CAUSE THE MAXIMUM POWER CONSUMPTION IN CMOS COMBINATIONAL CIRCUITS , 2006 .

[18]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[19]  Puneet Gupta,et al.  Quantifying Error in Dynamic Power Estimation of CMOS Circuits , 2003 .