Analysing Industrial Protocols with Formal Methods

test cases ? 2. test realisation executable test cases

[1]  Jonathan P. Bowen,et al.  Ten Commandments of Formal Methods , 1995, Computer.

[2]  Dominique Borrione,et al.  HDL-Based Integration of Formal Methods and CAD Tools in the PREVAIL Environment , 1996, FMCAD.

[3]  Alain Kerbrat,et al.  CADP - A Protocol Validation and Verification Toolbox , 1996, CAV.

[4]  Chin-Laung Lei,et al.  Modalities for Model Checking: Branching Time Logic Strikes Back , 1987, Sci. Comput. Program..

[5]  Nancy A. Lynch,et al.  Forward and Backward Simulations, II: Timing-Based Systems , 1996, Inf. Comput..

[6]  P. Severi.  Normalisation in lambda calculus and its relation to type inference , 1996 .

[7]  Elvinia Riccobene,et al.  Applying TAME to I/O Automata: A User's Perspective , 2000 .

[8]  G Goce Naumoski,et al.  A discrete-event simulator for systems engineering , 1998 .

[9]  Tsun S. Chow,et al.  Testing Software Design Modeled by Finite-State Machines , 1978, IEEE Transactions on Software Engineering.

[10]  Amir Pnueli,et al.  Modularization and Abstraction: The Keys to Practical Formal Verification , 1998, MFCS.

[11]  Cees van Kemenade,et al.  Recombinative evolutionary search , 1999 .

[12]  Patrice Godefroid,et al.  Partial-Order Methods for the Verification of Concurrent Systems , 1996, Lecture Notes in Computer Science.

[13]  Nancy A. Lynch,et al.  An introduction to input/output automata , 1989 .

[14]  Somesh Jha,et al.  Combining Partial Order and Symmetry Reductions , 1997, TACAS.

[15]  W. Y. L. Chan,et al.  An improved protocol test generation procedure based on UIOS , 1989, SIGCOMM 1989.

[16]  Zohar Manna,et al.  Verifying Hybrid Systems , 1992, Hybrid Systems.

[17]  A. Prasad Sistla,et al.  On-the-Fly Model Checking Under Fairness That Exploits Symmetry , 1997, CAV.

[18]  Alfred V. Aho,et al.  An optimization technique for protocol conformance test generation based on UIO sequences and rural Chinese postman tours , 1991, IEEE Trans. Commun..

[19]  John Rushby,et al.  Formal Methods and their Role in the Certification of Critical Systems , 1997 .

[20]  Steve A. Schneider,et al.  Timewise Refinement for Communicating Processes , 1993, Sci. Comput. Program..

[21]  Frits W. Vaandrager,et al.  Root Contention in IEEE 1394 , 1999, ARTS.

[22]  Rocco De Nicola,et al.  An Action-Based Framework for Verifying Logical and Behavioural Properties of Concurrent Systems , 1993, Comput. Networks ISDN Syst..

[23]  Judi Romijn.  A Timed Verification of the IEEE 1394 Leader Election Protocol , 2001, Formal Methods Syst. Des..

[24]  Loe M. G. Feijs,et al.  Conformance Testing of a Multimedia System Using PHACT , 1998, IWTCS.

[25]  Ad M. G. Peeters,et al.  An asynchronous low-power 80C51 microcontroller , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[26]  Charles Pecheur,et al.  Advanced modelling and verification techniques applied to a cluster file system , 1999, 14th IEEE International Conference on Automated Software Engineering.

[27]  Twan Laan.  The evolution of type theory in logic and mathematics , 1997 .

[28]  Hanno Wupper,et al.  A taxonomy for computer science , 1997, Informatics in Higher Education.

[29]  S. P. Luttik.  Description and formal specification of the Link Layer of P1394 , 1997, FME 1997.

[30]  Jan Tretmans,et al.  A Formal Approach to Conformance Testing , 1993, Protocol Test Systems.

[31]  Robin Milner,et al.  Algebraic laws for nondeterminism and concurrency , 1985, JACM.

[32]  Myla Archer,et al.  Mechanical verification of timed automata: a case study , 1996, Proceedings Real-Time Technology and Applications.

[33]  F. Michel,et al.  Selective generation of symmetrical test cases , 1996 .

[34]  Hanno Wupper,et al.  Towards a taxonomy for computer science , 1998 .

[35]  Carron Shankland,et al.  The Tree Identify Protocol of IEEE 1394 in μCRL , 1998, Formal Aspects of Computing.

[36]  Radu Mateescu,et al.  Vérification des propriétés temporelles des programmes parallèles , 1998 .

[37]  Natarajan Shankar,et al.  Formal Verification for Fault-Tolerant Architectures: Prolegomena to the Design of PVS , 1995, IEEE Trans. Software Eng..

[38]  Amir Pnueli,et al.  The temporal logic of programs , 1977, 18th Annual Symposium on Foundations of Computer Science (sfcs 1977).

[39]  ter Hugo Wilfried Laurenz Doest.  Towards Probabilistic Unification-Based Parsing , 1999 .

[40]  Bengt Jonsson,et al.  Compositional specification and verification of distributed systems , 1994, TOPL.

[41]  David L. Dill,et al.  Better verification through symmetry , 1996, Formal Methods Syst. Des..

[42]  César Viho,et al.  An Industrial Experiment in Automatic Generation of Executable Test Suites for a Cache Coherency Protocol , 1998, IWTCS.

[43]  Ad M. G. Peeters,et al.  Single-rail handshake circuits , 1995, Proceedings Second Working Conference on Asynchronous Design Methodologies.

[44]  Myungchul Kim,et al.  Interoperability Test Suite Derivation for Symmetric Communication Protocols , 1997, FORTE.

[45]  Emilia I. Barakova,et al.  Learning reliability : a study on dindecisiveness in sample selection , 1999 .

[46]  Gerard J. Holzmann,et al.  Design and validation of computer protocols , 1991 .

[47]  Dexter Kozen,et al.  RESULTS ON THE PROPOSITIONAL’p-CALCULUS , 2001 .

[48]  Martín Abadi,et al.  An old-fashioned recipe for real time , 1994, TOPL.

[49]  Frits W. Vaandrager,et al.  A Note on Fairness in I/O Automata , 1996, Inf. Process. Lett..

[50]  Zohar Manna,et al.  Temporal verification of reactive systems - safety , 1995 .

[51]  Seif Haridi,et al.  Distributed Algorithms , 1992, Lecture Notes in Computer Science.

[52]  Gerard J. Holzmann,et al.  An improvement in formal verification , 1994, FORTE.

[53]  Ts Ed Voermans.  Inductive datatypes with laws and subtyping : a relational model , 1999 .

[54]  Aa Twan Basten,et al.  In terms of nets : system design with Petri nets and process algebra , 1998 .

[55]  Jpl John Segers.  Algorithms for the simulation of surface processes , 1999 .

[56]  Wang Yi,et al.  Real-Time Behaviour of Asynchronous Agents , 1990, CONCUR.

[57]  M. Bonsangue,et al.  Topological Dualities in Semantics , 1996 .

[58]  Jan Friso Groote,et al.  Focus points and convergent process operators: a proof strategy for protocol verification , 2001, J. Log. Algebraic Methods Program..

[59]  Bowen Alpern,et al.  Defining Liveness , 1984, Inf. Process. Lett..

[60]  César Viho,et al.  Hardware Testing Using a Communication Protocol Conformance Testing Tool , 1999, TACAS.

[61]  Robin Milner,et al.  Communication and concurrency , 1989, PHI Series in computer science.

[62]  Anthony Hall,et al.  Seven myths of formal methods , 1990, IEEE Software.

[63]  Jaap-Henk Hoepman,et al.  Communication, synchronization and fault tolerance , 1996 .

[64]  Jan Tretmans,et al.  A Framework for Test Selection , 1991, PSTV.

[65]  George S. Avrunin,et al.  Property specification patterns for finite-state verification , 1998, FMSP '98.

[66]  Nancy A. Lynch,et al.  Forward and Backward Simulations: I. Untimed Systems , 1995, Inf. Comput..

[67]  Mark Horowitz,et al.  Architecture validation for processors , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.

[68]  Lex Heerink,et al.  Ins and Outs in Refusal Testing , 1998 .

[69]  Rocco De Nicola,et al.  Action versus State based Logics for Transition Systems , 1990, Semantics of Systems of Concurrent Processes.

[70]  A. W. Heerink,et al.  Testing theory in practice: a simple experiment , 1996 .

[71]  Ilan Beer,et al.  RuleBase: an industry-oriented formal verification tool , 1996, DAC '96.

[72]  A. Prasad Sistla,et al.  Utilizing symmetry when model-checking under fairness assumptions: an automata-theoretic approach , 1997, TOPL.

[73]  J. Blanco.  Definability with the State Operator in Process Algebra , 1995 .

[74]  Yaroslav S. Usenko.  A comparison of Spin and the muCRL toolset on HAVi leader election protocol , 1999 .

[75]  A. M. Geerling,et al.  Transformational development of data-parallel algorithms , 1996 .

[76]  J. Verriet.  Scheduling with communication for multiprocessor computation , 1998 .

[77]  Mihaela Sighireanu,et al.  Verification of the Link layer protocol of the IEEE-1394 serial bus (FireWire): an experiment with E-LOTOS , 1998, International Journal on Software Tools for Technology Transfer.

[78]  Nancy A. Lynch,et al.  Probabilistic Simulations for Probabilistic Processes , 1994, Nord. J. Comput..

[79]  Judi Romijn.  Model checking the HAVi leader election protocol , 1999 .

[80]  Avner Landver,et al.  Coverage-Directed Test Generation Using Symbolic Techniques , 1996, FMCAD.

[81]  Jonathan P. Bowen,et al.  Seven More Myths of Formal Methods , 1995, IEEE Softw..

[82]  Dick Alstein,et al.  Distributed algorithms for hard real-time systems , 1996 .

[83]  Leslie Lamport,et al.  The temporal logic of actions , 1994, TOPL.

[84]  Jim Davies,et al.  A Brief History of Timed CSP , 1995, Theor. Comput. Sci..

[85]  Paul Pettersson,et al.  Tools and Algorithms for the Construction and Analysis of Systems: 28th International Conference, TACAS 2022, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2022, Munich, Germany, April 2–7, 2022, Proceedings, Part II , 1998, TACAS.

[86]  M.H.G. Kesseler,et al.  The implementation of functional languages on parallel machines with distributed memory , 1996 .

[87]  Gerard J. Holzmann,et al.  The Model Checker SPIN , 1997, IEEE Trans. Software Eng..

[88]  Cj Roel Bloo,et al.  Preservation of termination for explicit substitution , 1997 .

[89]  Orna Kupferman,et al.  Relating linear and branching model checking , 1998, PROCOMET.

[90]  Dennis Dams,et al.  Abstract interpretation and partition refinement for model checking , 1996 .

[91]  Marie-Claude Gaudel,et al.  Testing Can Be Formal, Too , 1995, TAPSOFT.

[92]  Thierry Jéron,et al.  Using On-The-Fly Verification Techniques for the Generation of test Suites , 1996, CAV.

[93]  Nwa Norbert Arends,et al.  A systems engineering specification formalism , 1996 .

[94]  Jan Friso Groote,et al.  The Syntax and Semantics of μCRL , 1995 .

[95]  Peter Achten,et al.  Interactive functional programs: models, methods, and implementation , 1996 .

[96]  J. Wessels,et al.  Faculty of Mathematics and Computing Science , 1988 .

[97]  O Olaf Sies.  Automatic techniques for protocol conformance testing:study of automatic test generation and test execution applied to the Apple P1394 LinkCore , 1996 .

[98]  Edmund M. Clarke,et al.  Formal Methods: State of the Art and Future Directions Working Group Members , 1996 .

[99]  Ronald Leo Christiaan Koymans,et al.  A two-level approach to automated conformance testing of VHDL designs , 1997 .

[100]  Nancy A. Lynch,et al.  Hierarchical correctness proofs for distributed algorithms , 1987, PODC '87.

[101]  F.A.M. van den Beuken,et al.  A functional approach to syntax and typing , 1997 .

[102]  Daniel Hoffman,et al.  Automated behavioral testing of VHDL components , 1996, Proceedings of 1996 Canadian Conference on Electrical and Computer Engineering.

[103]  Nancy A. Lynch,et al.  Liveness in Timed and Untimed Systems , 1998, Inf. Comput..

[104]  Jan Springintveld,et al.  Exploiting Symmetry in Protocol Testing , 1998, FORTE.

[105]  Roberto Segala,et al.  Modeling and verification of randomized distributed real-time systems , 1996 .

[106]  Mark Bickford,et al.  Formal Specification and Verification of VHDL , 1996, FMCAD.

[107]  R. Groz,et al.  Basing test coverage on a formalization of test hypotheses , 1997 .

[108]  Michel A. Reniers,et al.  Message sequence chart : syntax and semantics , 1999 .

[109]  Zohar Manna,et al.  The Temporal Logic of Reactive and Concurrent Systems , 1991, Springer New York.

[110]  Amir Pnueli,et al.  Linear and Branching Structures in the Semantics and Logics of Reactive Systems , 1985, ICALP.

[111]  B. D. Fluiter.  Algorithms for graphs of small treewidth , 1997 .

[112]  D. Turi,et al.  Functional Operational Semantics and its Denotational Dual , 1996 .

[113]  Frits W. Vaandrager,et al.  Verification of a Leader Election Protocol: Formal Methods Applied to IEEE 1394 , 2000, Formal Methods Syst. Des..

[114]  Teruo Higashino,et al.  Handling redundant and additional states in protocol testing , 1996 .