Low-power and robust six-FinFET memory cell using selective gate-drain/source overlap engineering
暂无分享,去创建一个
[1] Zhiyu Liu,et al. An independent-gate FinFET SRAM cell for high data stability and enhanced integration density , 2007, 2007 IEEE International SOC Conference.
[2] E. Seevinck,et al. Static-noise margin analysis of MOS SRAM cells , 1987 .
[3] Volkan Kursun,et al. Parameter space exploration for robust and high-performance n-channel and p-channel symmetric double-gate FinFETs , 2009, 2009 1st Asia Symposium on Quality Electronic Design.
[4] Volkan Kursun,et al. Work-function engineering for reduced power and higher integration density: An alternative to sizing for stability in FinFET memory circuits , 2008, 2008 IEEE International Symposium on Circuits and Systems.
[5] N. Vallepalli,et al. A 3-GHz 70-mb SRAM in 65-nm CMOS technology with integrated column-based dynamic power supply , 2005, IEEE Journal of Solid-State Circuits.
[6] Volkan Kursun,et al. Low Power and Stable FinFET SRAM with Static Independent Gate Bias for Enhanced Integration Density , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.
[7] Seung-Hwan Kim,et al. Design Optimization and Performance Projections of Double-Gate FinFETs With Gate–Source/Drain Underlap for SRAM Application , 2007, IEEE Transactions on Electron Devices.
[8] J. Yang,et al. Enhanced Performance and SRAM Stability in FinFET with Reduced Process Steps for Source/Drain Doping , 2008, 2008 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA).
[9] Zhiyu Liu,et al. Leakage-Aware Design of Nanometer SoC , 2007, 2007 IEEE International Symposium on Circuits and Systems.
[10] Volkan Kursun,et al. Compact FinFET Memory Circuits with P-Type Data Access Transistors for Low Leakage and Robust Operation , 2008, 9th International Symposium on Quality Electronic Design (isqed 2008).