A 20 ns 64K (4Kx16) NMOS RAM

A 64K (4K/spl times/16) NMOS RAM is described which uses new circuit techniques and design concepts to achieve an average nominal access time of 20 ns. The RAM was built using a relatively straightforward NMOS technology with single-level metal, single-level polycide, an average minimum feature size of 1.7 /spl mu/m, and an effective channel length of 1.2 /spl mu/m. The chip is organized physically into four 16K blocks. Cell area is 292 /spl mu/m/SUP 2/ with a chip area of 32.6 mm/SUP 2/. A four-device split-wordline cell was used to reduce the wordline delay. Chip organization, simplified clocking and timing, and new circuits were especially important for improved performance. An address buffer with internal reference, a switched decoupled bootstrapped decoder, and a self-timed sense amplifier are described.

[1]  E. Blaser,et al.  FET logic configuration , 1978, 1978 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  K. Hardee,et al.  A 30ns 64K CMOS RAM , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  T. Masuhara,et al.  A 20ns 64K CMOS SRAM , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  B. Chappell,et al.  Stability and soft error rates of SRAM cells , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  T. Yamanaka,et al.  A 25ns 64K SRAM , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  G. Atwood,et al.  A NMOS 64K static RAM , 1982, 1982 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  H. Momose,et al.  A 28ns CMOS SRAM with bipolar sense amplifiers , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.