An analog modulator/demodulator using a programmable arbitrary waveform generator

We present an analog implementation of a modulator/demodulator (programmable analog modulator/demodulator, PAMD) for analog signal processing applications. The PAMD architecture is fully programmable enabling it to be used for a variety of communication schemes and not specifically for a particular application. PAMD uses an architecture similar to a direct digital frequency synthesis implementation to generate the waveforms. We use our programmable floating-gate MOS transistors as analog memory cells to store easily programmed samples of the waveforms. Experimental results showing the programmability along with both modulation and demodulation using the presented architecture are presented. The IC prototype generating eight programmable waveforms was fabricated in a 0.5 /spl mu/m n-well CMOS process and occupies 0.95 mm/sup 2/ of area.

[1]  Marko Kosunen,et al.  A GSM/EDGE/WCDMA modulator with on-chip D/A converter for base stations , 2002 .

[2]  Gang Wang,et al.  Structure and implementation of smart antennas based on software radio , 2003, SMC'03 Conference Proceedings. 2003 IEEE International Conference on Systems, Man and Cybernetics. Conference Theme - System Security and Assurance (Cat. No.03CH37483).

[3]  Adel Ghazel,et al.  Optimized DSP implementation of GMSK software modem for GSM transceiver , 2000, VTC2000-Spring. 2000 IEEE 51st Vehicular Technology Conference Proceedings (Cat. No.00CH37026).

[4]  Tyson S. Hall,et al.  Automatic rapid programming of large arrays of floating-gate elements , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[5]  Trevor Blyth,et al.  FP 16.6: A 2.5V 256-Level Non-Volatile Analog Storage Device Using EEPROM Technology , 1995 .

[6]  See-May Phoong,et al.  Analog representation and digital implementation of OFDM systems , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[7]  P. De Leon,et al.  Parallel digital architectures for high-speed adaptive DSSS receivers , 2000, Conference Record of the Thirty-Fourth Asilomar Conference on Signals, Systems and Computers (Cat. No.00CH37154).