Analog Cell-Level Synthesis using a Novel Problem Formulation

A novel formulation of the cell-level analog circuit synthesis problem is presented in this chapter. This novel formulation is characterized by the use of encapsulated device evaluators, the use of do-free biasing, and the use of Asymptotic Waveform Estimation to compute low order pole/zero models of small signal transfer functions. This synergistic combination of elements makes it possible to design high performance analog circuits using high accuracy device models while requiring greatly reduced expert designer input in the form of equations describing circuit behavior.

[1]  Willy Sansen,et al.  Analog Circuit Design Optimization based on Symbolic Simulation and Simulated Annealing , 1989, ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference.

[2]  Willy Sansen,et al.  HECTOR: a hierarchical topology-construction program for analog circuits based on a declarative approach to circuit modeling , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[3]  Eric A. Vittoz,et al.  IDAC: an interactive design tool for analog CMOS circuits , 1987 .

[4]  Alberto L. Sangiovanni-Vincentelli,et al.  DELIGHT.SPICE: an optimization-based system for the design of integrated circuits , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  A.L. Sangiovanni-Vincentelli,et al.  A survey of optimization techniques for integrated-circuit design , 1981, Proceedings of the IEEE.

[6]  P.R. Gray,et al.  OPASYN: a compiler for CMOS operational amplifiers , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  K. Nakamura,et al.  A current-based positive-feedback technique for efficient cascode bootstrapping , 1991, 1991 Symposium on VLSI Circuits.

[8]  E. Berkcan,et al.  Analog compilation based on successive decompositions , 1988, DAC '88.

[9]  H. Wallinga,et al.  SEAS: a simulated evolution approach for analog circuit synthesis , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[10]  Lawrence T. Pileggi,et al.  Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Georges Gielen,et al.  ISAAC: a symbolic simulator for analog integrated circuits , 1989 .

[12]  Bing J. Sheu,et al.  BSIM: Berkeley short-channel IGFET model for MOS transistors , 1987 .

[13]  L. Richard Carley,et al.  Automating analog circuit design using constrained optimization techniques , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[14]  L. R. Carley,et al.  An enhanced fully differential folded-cascode op amp , 1992 .

[15]  G. D. Hachtel,et al.  Techniques for the optimal design and synthesis of switching circuits , 1967 .

[16]  Alberto L. Sangiovanni-Vincentelli,et al.  ECSTASY: a new environment for IC design optimization , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[17]  Rob A. Rutenbar,et al.  OASYS: a framework for analog circuit synthesis , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..