A high level FPGA-based abstract machine for image processing

Image processing requires high computational power, plus the ability to experiment with algorithms. Recently, reconfigurable hardware devices in the form of field programmable gate arrays (FPGAs) have been proposed as a way of obtaining high performance at an economical price. At present, however, users must program FPGAs at a very low level and have a detailed knowledge of the architecture of the device being used. They do not therefore facilitate easy development of, or experimentation with, image processing algorithms. To try to reconcile the dual requirements of high performance and ease of development, this paper reports on the design and realisation of an FPGA based image processing machine and its associated high level programming model. This abstract programming model allows an application developer to concentrate on the image processing algorithm in hand rather than on its hardware implementation. The abstract machine is based on a PC host system with a PCI-bus add-on card containing Xilinx XC6200 series FPGA(s). The machine's high level instruction set is based on the operators of image algebra. XC6200 series FPGA configurations have been developed to implement each high level instruction.

[1]  Ahmed Bouridane,et al.  Design and implementation of a high-level image processing machine using reconfigurable hardware , 1998, Other Conferences.

[2]  Jean-Michel Muller,et al.  Some results about on-line computation of functions , 1989, Proceedings of 9th Symposium on Computer Arithmetic.

[3]  R. Hofer,et al.  Programmable 2D linear filter for video applications , 1989, ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference.

[4]  Tomás Lang,et al.  Fast Multiplication Without Carry-Propagate Addition , 1990, IEEE Trans. Computers.

[5]  Danny Crookes,et al.  A high level language for parallel image processing , 1994, Image Vis. Comput..

[6]  Danny Crookes,et al.  IAL: a parallel image processing programming language , 1990 .

[7]  K. L. Ho,et al.  A programmable image processing system using FPGAs , 1993 .

[8]  Hugh C. Webber Image Processing and Transputers , 1992 .

[9]  T. Akiyama,et al.  MPEG2 Video Codec Using Image Compression DSP , 1994, IEEE International Conference on Consumer Electronics.

[10]  Juan M. Meneses,et al.  Signed digit arithmetic on FPGAs , 1994 .

[11]  Peter Pirsch,et al.  A defect tolerant systolic array implementation for real time image processing , 1991, Proceedings of the International Conference on Application Specific Array Processors.

[12]  Richard G. Shoup Parameterized convolution filtering in an FPGA , 1994 .

[13]  Dhananjay S. Phatak,et al.  Hybrid Signed-Digit Number Systems: A Unified Framework for Redundant Number Representations With Bounded Carry Propagation Chains , 1994, IEEE Trans. Computers.

[14]  G. Hamid An FPGA-based coprocessor for image processing , 1994 .

[15]  Duncan A. Buell,et al.  Splash 2 , 1992, SPAA.

[16]  K. Rajan,et al.  Dual-DSP system for signal and image processing , 1993, Microprocess. Microsystems.

[17]  R. F. Woods,et al.  Design of a high-performance IIR digital filter chip , 1992 .

[18]  J. N. Wilson,et al.  Image Algebra: An Overview , 1990, Comput. Vis. Graph. Image Process..