A key advantage of soft processors (processors built on an FPGA programmable fabric) over hard processors is that they can be customized to suit an application program's specific software. This notion has been exploited in the past principally through the use of application-specific instructions. While commercial soft processors are now widely deployed, they are available in only a few microarchitectural variations. In this work we explore the advantage of tuning the processor's microarchitecture to specific software applications, and show that there are significant advantages in doing so.Using an infrastructure for automatically generating soft processors that span the area/speed design space (while remaining competitive with Altera's Nios II variations), we explore the impact of tuning several aspects of microarchitecture including: (i) hardware vs software multiplication support; (ii) shifter implementation; and (iii) pipeline depth, organization, and forwarding. We find that the processor design that is fastest overall (on average across our embedded benchmark applications) is often also the fastest design for an individual application. However, in terms of area efficiency (i.e., performance-per-area), we demonstrate that a tuned microarchitecture can offer up to 30% improvement for three of the benchmarks and on average 11.4% improvement over the fastest-on-average design. We also show that our benchmark applications use only 50% of the available instructions on average, and that a processor customized to support only that subset of the ISA for a specific application can on average offer 25% savings in both area and energy. Finally, when both techniques for customization are combined we obtain an average improvement in performance-per-area of 25%.
[1]
Wayne Luk,et al.
CUSTARD - a customisable threaded FPGA soft processor and tools
,
2005,
International Conference on Field Programmable Logic and Applications, 2005..
[2]
Trevor Mudge,et al.
MiBench: A free, commercially representative embedded benchmark suite
,
2001
.
[3]
Yoshinori Takeuchi,et al.
PEAS-III: an ASIP design environment
,
2000,
Proceedings 2000 International Conference on Computer Design.
[4]
Nikil D. Dutt,et al.
Synthesis-driven exploration of pipelined embedded processors
,
2004,
17th International Conference on VLSI Design. Proceedings..
[5]
J. Gregory Steffan,et al.
The microarchitecture of FPGA-based soft processors
,
2005,
CASES '05.
[6]
P. Metzgen.
Optimizing a high performance 32-bit processor for programmable logic
,
2004,
2004 International Symposium on System-on-Chip, 2004. Proceedings..
[7]
Vaughn Betz,et al.
The stratixπ routing and logic architecture
,
2003,
FPGA '03.