HDTV1080p H.264/AVC Encoder Chip Design and Performance Analysis

A H.264/AVC baseline-profile real-time encoder for HDTV-1080p at 30 fps is proposed in this paper. On the basis of the specifications and algorithm optimizations, the dedicated hardware engines and one 32-bit media embedded processor (MeP) equipped with hardware extensions are mapped into the three-stage macroblock pipelining system architecture. This paper describes the design considerations for chief components, including high throughput integer motion estimation, data reusing fractional motion estimation, and hardware friendly mode reduction for intra prediction. The 11.5 Gbps 64 Mb system-in-silicon DRAM is embedded to alleviate the external memory bandwidth. Using TSMC one-poly six-metal 0.18 mum CMOS technology, the prototype chip is implemented with 1140 k logic gates and 108.3 KB internal SRAM. The SoC core occupies 27.1 mm2 die area and consumes 1.41 W at 200 MHz execution speed in typical work conditions.

[1]  Liang-Gee Chen,et al.  A 1.3TOPS H.264/AVC single-chip encoder for HDTV applications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[2]  Ajay Luthra,et al.  Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..

[3]  Susanto Rahardja,et al.  Fast mode decision algorithm for intraprediction in H.264/AVC video coding , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[4]  D. Marpe,et al.  Video coding with H.264/AVC: tools, performance, and complexity , 2004, IEEE Circuits and Systems Magazine.

[5]  Satoshi Goto,et al.  A VLSI architecture design of an edge based fast intra prediction mode decision algorithm for h.264/avc , 2007, GLSVLSI '07.

[6]  Liang-Gee Chen,et al.  Hardware architecture design for variable block size motion estimation in MPEG-4 AVC/JVT/ITU-T H.264 , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[7]  Gary J. Sullivan,et al.  Rate-constrained coder control and comparison of video coding standards , 2003, IEEE Trans. Circuits Syst. Video Technol..

[8]  Ming-Ting Sun,et al.  Fast multiple reference frame motion estimation for H.264/AVC , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[9]  D. H. Jacobsohn,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[10]  Yang Song,et al.  A 1.41W H.264/AVC Real-Time Encoder SOC for HDTV1080P , 2007, 2007 IEEE Symposium on VLSI Circuits.

[11]  Thomas Wedi,et al.  Motion- and aliasing-compensated prediction for hybrid video coding , 2003, IEEE Trans. Circuits Syst. Video Technol..

[12]  K. Maeda,et al.  Visconti: multi-VLIW image recognition processor based on configurable processor [obstacle detection applications] , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[13]  Liang-Gee Chen,et al.  Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[14]  Timo Hämäläinen,et al.  A High-Performance Sum of Absolute Difference Implementation for Motion Estimation , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[15]  Jhing-Fa Wang,et al.  A Fast Mode Decision Algorithm and Its VLSI Design for H.264/AVC Intra-Prediction , 2007, IEEE Transactions on Circuits and Systems for Video Technology.

[16]  Yang Song,et al.  Hardware-efficient propagate partial sad architecture for variable block size motion estimation in H.264/AVC , 2007, GLSVLSI '07.

[17]  Liang-Gee Chen,et al.  Dual-block-pipelined VLSI architecture of entropy coding for H.264/AVC baseline profile , 2005, 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test, 2005. (VLSI-TSA-DAT)..

[18]  Satoshi Goto,et al.  A Highly Parallel Architecture for Deblocking Filter in H.264/AVC , 2005, IEICE Trans. Inf. Syst..

[19]  Yang Song,et al.  A Fine-Grain Scalable and Low Memory Cost Variable Block Size Motion Estimation Architecture for H.264/AVC , 2006, IEICE Trans. Electron..

[20]  John V. McCanny,et al.  A VLSI architecture for variable block size video motion estimation , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[21]  Bernd Girod,et al.  The Efficiency of Motion-Compensating Prediction for Hybrid Coding of Video Sequences , 1987, IEEE J. Sel. Areas Commun..

[22]  Vojin G. Oklobdzija,et al.  A Method for Speed Optimized Partial Product Reduction and Generation of Fast Parallel Multipliers Using an Algorithmic Approach , 1996, IEEE Trans. Computers.

[23]  Yang Song,et al.  System-in-silicon architecture and its application to H.264/AVC motion estimation for 1080HDTV , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[24]  Bernd Girod,et al.  Efficiency analysis of multihypothesis motion-compensated prediction for video coding , 2000, IEEE Trans. Image Process..

[25]  Yang Song,et al.  Low-Pass Filter Based Vlsi Oriented Variable Block Size Motion Estimation Algorithm for H.264 , 2006, 2006 IEEE International Conference on Acoustics Speech and Signal Processing Proceedings.

[26]  Liang-Gee Chen,et al.  Level C+ data reuse scheme for motion estimation with corresponding coding orders , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[27]  Liang-Gee Chen,et al.  Architecture design for deblocking filter in H.264/JVT/AVC , 2003, 2003 International Conference on Multimedia and Expo. ICME '03. Proceedings (Cat. No.03TH8698).

[28]  Ming Shao,et al.  Lossless VLSI Oriented Full Computation Reusing Algorithm for H.264/AVC Fractional Motion Estimation , 2007, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[29]  Yang Song,et al.  VLSI friendly edge gradient detection based multiple reference frames motion estimation optimization for H.264/AVC , 2007, 2007 15th European Signal Processing Conference.

[30]  Liang-Gee Chen,et al.  Analysis and complexity reduction of multiple reference frames motion estimation in H.264/AVC , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[31]  Minho Kim,et al.  A fast VLSI architecture for full-search variable block size motion estimation in MPEG-4 AVC/H.264 , 2005, ASP-DAC '05.