Statistical advantages of intrinsic channel fully depleted SOI MOSFETs over bulk MOSFETs

Statistical characteristics of intrinsic channel fully depleted (FD) SOI MOSFETs and conventional bulk MOSFETs are compared. It is experimentally shown that not only threshold voltage (Vth) variability but drain induced barrier lowering (DIBL) and current onset voltage (COV) variability is well suppressed in FD SOI MOSFETs. Moreover, time-dependent Vth change due to random telegraph noise (RTN) is also smaller in FD SOI MOSFETs. The mechanisms of these variability suppressions are discussed using three dimensional device simulation and it terms out that the absence of random dopant fluctuation (RDF) is responsible for the suppressed variability. These results strongly demonstrate the advantage of intrinsic channel MOSFETs where the channel does not include dopant atoms.

[1]  T. Hiramoto,et al.  Impact of DIBL variability on SRAM static noise margin analyzed by DMA SRAM TEG , 2010, 2010 International Electron Devices Meeting.

[2]  K.J. Kuhn,et al.  Reducing Variation in Advanced Logic Technologies: Approaches to Process and Design for Manufacturability of Nanoscale CMOS , 2007, 2007 IEEE International Electron Devices Meeting.

[3]  Tadahiro Ohmi,et al.  Experimental Investigation of Effect of Channel Doping Concentration on Random Telegraph Signal Noise , 2010 .

[4]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[5]  T. Hiramoto,et al.  Origin of “current-onset voltage” variability in scaled MOSFETs , 2010, 2010 Silicon Nanoelectronics Workshop.

[6]  K. Takeuchi,et al.  Effects of drain bias on threshold voltage fluctuation and its impact on circuit characteristics , 2008, 2008 IEEE International Electron Devices Meeting.

[7]  A. Kumar,et al.  Analysis and prospect of local variability of drain current in scaled MOSFETs by a new decomposition method , 2010, 2010 Symposium on VLSI Technology.

[8]  K. Takeuchi,et al.  Single-charge-based modeling of transistor characteristics fluctuations based on statistical measurement of RTN amplitude , 2006, 2009 Symposium on VLSI Technology.

[9]  T. Hiramoto,et al.  Analysis of NMOS and PMOS Difference in $V_{T}$ Variation With Large-Scale DMA-TEG , 2009, IEEE Transactions on Electron Devices.

[10]  T. Fukai,et al.  Understanding Random Threshold Voltage Fluctuation by Comparing Multiple Fabs and Technologies , 2007, 2007 IEEE International Electron Devices Meeting.

[11]  A. Kumar,et al.  Suppression of DIBL and current-onset voltage variability in intrinsic channel fully depleted SOI MOSFETs , 2010, 2010 IEEE International SOI Conference (SOI).

[12]  S. Maegawa,et al.  Silicon on thin BOX: a new paradigm of the CMOSFET for low-power high-performance application featuring wide-range back-bias control , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..