The hidden cost of functional approximation against careful data sizing — A case study
暂无分享,去创建一个
[1] Paolo Ienne,et al. Variable Latency Speculative Addition: A New Paradigm for Arithmetic Circuit Design , 2008, 2008 Design, Automation and Test in Europe.
[2] Lingamneni Avinash,et al. Energy parsimonious circuit design through probabilistic pruning , 2011, 2011 Design, Automation & Test in Europe.
[3] Shen-Fu Hsiao,et al. Low-error carry-free fixed-width multipliers with low-cost compensation circuits , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.
[4] Kaushik Roy,et al. IMPACT: IMPrecise adders for low-power approximate computing , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.
[5] Zhi-Hui Kong,et al. Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[6] Gang Wang,et al. Enhanced low-power high-speed adder for error-tolerant application , 2009, 2010 International SoC Design Conference.
[7] B. Widrow,et al. Statistical theory of quantization , 1996 .
[8] Luca Benini,et al. Performability/Energy Tradeoff in Error-Control Schemes for On-Chip Networks , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[9] Qiang Xu,et al. Approximate Computing: A Survey , 2016, IEEE Design & Test.
[10] Lan-Da Van,et al. Design of the lower error fixed-width multiplier and its application , 2000 .
[11] Erwan Nogues,et al. Algorithmic-Level Approximate Computing Applied to Energy Efficient HEVC Decoding , 2019, IEEE Transactions on Emerging Topics in Computing.
[12] Eero P. Simoncelli,et al. Image quality assessment: from error visibility to structural similarity , 2004, IEEE Transactions on Image Processing.