Area/Delay Efficient Recoding Methods for Parallel

In this paper, an area/delay efficient recoding method for parallel CORDIC (COordinate Rotation DIgital Computer) rotation algorithm is proposed. This recoding method can reduce the number of micro-rotation stages when the bit-width of input angle increases. The most critical path of the conventional CORDIC rotation lies in the determination of rotation directions, which depends on the sign of the remaining angle after each iteration. Our proposed method can also predict the rotation direction directly from the binary value of the initial input angle. Our proposed architectures have a more regular and simpler prediction scheme compared to previous approaches using non- parallel CORDIC rotation methods. The critical path delay of our proposed method is reduced compared with parallel CORDIC rotation method.

[1]  Keshab K. Parhi,et al.  P-CORDIC: A Precomputation Based Rotation CORDIC Algorithm , 2002, EURASIP J. Adv. Signal Process..

[2]  Zhenyang Wu,et al.  An efficient CORDIC array structure for the implementation of discrete cosine transform , 1995, IEEE Transactions on Signal Processing.

[3]  T. Lang,et al.  High-throughput 3D rotations and normalizations , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).

[4]  Chaitali Chakrabarti,et al.  Hardware design of a 2-D motion estimation system based on the Hough transform , 1998 .

[5]  Dhananjay S. Phatak Double Step Branching CORDIC: A New Algorithm for Fast Sine and Cosine Generation , 1998, IEEE Trans. Computers.

[6]  J. S. Walther,et al.  A unified algorithm for elementary functions , 1899, AFIPS '71 (Spring).

[7]  A. Y. Kwentus,et al.  A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range , 1999 .

[8]  Yu Hen Hu,et al.  A memory-efficient and high-speed sine/cosine generator based on parallel CORDIC rotations , 2004, IEEE Signal Process. Lett..

[9]  Jack E. Volder The CORDIC Trigonometric Computing Technique , 1959, IRE Trans. Electron. Comput..

[10]  Earl E. Swartzlander,et al.  High-Speed CORDIC Based on an Overlapped Architecture and a Novel σ-Prediction Method , 2000, J. VLSI Signal Process..

[11]  Xiaobo Sharon Hu,et al.  An Efficient Implementation of Singular Value Decomposition Rotation Transformations with CORDIC Processors , 1993, J. Parallel Distributed Comput..

[12]  Earl E. Swartzlander,et al.  Hybrid CORDIC Algorithms , 1997, IEEE Trans. Computers.

[13]  Shen-Fu Hsiao,et al.  Para-CORDIC: parallel CORDIC rotation algorithm , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[14]  Earl E. Swartzlander,et al.  A scaled DCT architecture with the CORDIC algorithm , 2002, IEEE Trans. Signal Process..