I/sub DDQ/ test using built-in current sensing of supply line voltage drop
暂无分享,去创建一个
[1] Bin Xue,et al. Technology scaling issues of an iddq built-in current sensor , 2005, Proceedings. 2005 IEEE International Workshop on Current and Defect Based Testing, 2005. DBT 2005..
[2] Kozo Kinoshita,et al. A High-Speed IDDQ Sensor for Low-Voltage ICs , 1998 .
[3] Mark C. Johnson,et al. Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks , 1998, ISLPED '98.
[4] E. Vittoz,et al. A CMOS Chopper Amplifier , 1986, ESSCIRC '86: Twelfth European Solid-State Circuits Conference.
[5] Kuen-Jong Lee,et al. A high-speed low-voltage built-in current sensor , 1997, Digest of Papers IEEE International Workshop on IDDQ Testing.
[6] Karim Arabi,et al. Design and realization of an accurate built-in current sensor for on-line power dissipation measurement and I/sub DDQ/ testing , 1997, Proceedings International Test Conference 1997.
[7] Lorena Anghel,et al. Built-in current sensor for IDDQ testing in deep submicron CMOS , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).
[8] Claude Thibeault. An histogram based procedure for current testing of active defects , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).
[9] D.M.H. Walker. Requirements for practical I/sub DDQ/ testing of deep submicron circuits , 2000, Proceedings 2000 IEEE International Workshop on Defect Based Testing (Cat. No.PR00637).
[10] Kenneth M. Wallquist. On the effect of I/sub SSQ/ testing in reducing early failure rate , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).
[11] S. Middelhoek,et al. Flip-flop sensors: a new class of silicon sensors☆ , 1986 .
[12] D. Walker. Requirements for Practical IDDQ Testing of Deep Submicron Circuits , 2000 .
[13] Chih-Wen Lu,et al. A fast and sensitive built-in current sensor for IDDQ testing , 1996, Digest of Papers 1996 IEEE International Workshop on IDDQ Testing.
[14] N. S. Barnett,et al. Private communication , 1969 .
[15] Adit D. Singh,et al. A differential built-in current sensor design for high speed IDDQ testing , 1995, Proceedings of the 8th International Conference on VLSI Design.
[16] J.P.M. van Lammeren. I/sub CCQ/: a test method for analogue VLSI based on current monitoring , 1997 .
[17] Siegbert Hentschke,et al. Stochastic magnetic field micro-sensor , 1996, Proceedings Ninth Annual IEEE International ASIC Conference and Exhibit.
[18] Sung Je Hong,et al. A CMOS built-in current sensing circuit , 1998 .
[19] Bin Xue,et al. Built-in current sensor for IDDQ test , 2004, Proceedings. 2004 IEEE International Workshop on Current and Defect Based Testing (IEEE Cat. No.04EX1004).
[20] D. M. H. Walker,et al. Chip level power supply partitioning for I/sub DDQ/ testing using built-in current sensors , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.
[21] Manoj Sachdev. Deep sub-micron I/sub DDQ/ testing: issues and solutions , 1997, Proceedings European Design and Test Conference. ED & TC 97.
[22] Robert C. Aitken,et al. Current ratios: a self-scaling technique for production IDDQ testing , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).
[23] Randall L. Geiger,et al. VLSI Design Techniques for Analog and Digital Circuits , 1989 .
[24] J.-Y. Lin,et al. Performance limitations of stochastic sensors , 1992, [1992] Proceedings of the 35th Midwest Symposium on Circuits and Systems.
[25] Yukiya Miura,et al. An IDDQ sensor circuit for low-voltage ICs , 1997, Proceedings International Test Conference 1997.
[26] D. M. H. Walker,et al. A practical built-in current sensor for I/sub DDQ/ testing , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).
[27] M. Ray Mercer,et al. Iddq test: sensitivity analysis of scaling , 1996, Proceedings International Test Conference 1996. Test and Design Validity.