Radiation-Hardened Reconfigurable Array With Instruction Roll-Back

This letter presents the design and evaluation of a coarse grained reconfigurable array, hardened against radiation induced transient errors. The architecture consists of an 8 × 8 array of reconfigurable cells, each provided with a built-in soft error detection and instruction roll-back control. We also present the communication management scheme between the processors in the presence of varying degrees of single event upsets. The impact on throughput while evaluating an 8 × 8 discrete wavelet transform (DWT) and 8 × 8 discrete cosine transform (DCT) are also presented.

[1]  Martin Margala,et al.  MORA - An Architecture and Programming Model for a Resource Efficient Coarse Grained Reconfigurable Processor , 2009, 2009 NASA/ESA Conference on Adaptive Hardware and Systems.

[2]  Mehdi Baradaran Tahoori,et al.  Transient Error Detection and Recovery in Processor Pipelines , 2009, 2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[3]  Martin Margala,et al.  Low overhead soft error detection and correction scheme for reconfigurable pipelined data paths , 2010, 2010 NASA/ESA Conference on Adaptive Hardware and Systems.

[4]  Tapan J. Chakraborty,et al.  A TMR Scheme for SEU Mitigation in Scan Flip-Flops , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[5]  Sunil P. Khatri,et al.  A Delay-efficient Radiation-hard Digital Design Approach Using CWSP Elements , 2008, 2008 Design, Automation and Test in Europe.

[6]  Kartik Mohanram,et al.  Gate sizing to radiation harden combinational logic , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Ming Zhang,et al.  A CMOS design style for logic circuit hardening , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..