ErrorTracer: design error diagnosis based on fault simulation techniques

This paper addresses the problem of locating error sources in an erroneous combinational or sequential circuit. We use a fault simulation-based technique to approximate each internal signal's correcting power. The correcting power of a particular signal is measured in terms of the signal's correctable set, namely, the maximum set of erroneous input vectors or sequences that can be corrected by resynthesizing the signal. Only the signals that can correct every given erroneous input vector or sequence are considered as a potential error source. Our algorithm offers three major advantages over existing methods. First, unlike symbolic approaches, it is applicable for large circuits. Second, it delivers more accurate results than other simulation-based approaches because it is based on a more stringent condition for identifying potential error sources. Third, it can be generalized to identify multiple errors theoretically. Experimental results on diagnosing combinational and sequential circuits with one and two random errors are presented to show the effectiveness and efficiency of this new approach.

[1]  Irith Pomeranz,et al.  A method for diagnosing implementation errors in synchronous sequential circuits and its implications on synthesis , 1993, Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference.

[2]  D. I. Cheng,et al.  Error Diagnosis for Transistor-Level Verification , 1994, 31st Design Automation Conference.

[3]  John P. Hayes,et al.  Design verification via simulation and automatic test pattern generation , 1995, ICCAD.

[4]  Dominique Borrione,et al.  A method for automatic design error location and correction in combinational logic circuits , 1996, J. Electron. Test..

[5]  Ibrahim N. Hajj,et al.  Diagnosis and Correction of Logic Design Errors in Digital Circuits , 1993, 30th ACM/IEEE Design Automation Conference.

[6]  Shi-Yu Huang,et al.  Fault-simulation based design error diagnosis for sequential circuits , 1998, DAC.

[7]  Dominique Borrione,et al.  Design error diagnosis in sequential circuits , 1995, CHARME.

[8]  Irith Pomeranz,et al.  On correction of multiple design errors , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[10]  Sy-Yen Kuo,et al.  Locating logic design errors via test generation and don't-care propagation , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[11]  Ibrahim N. Hajj,et al.  A fast algorithm for locating and correcting simple design errors in VLSI digital circuits , 1997, Proceedings Great Lakes Symposium on VLSI.

[12]  Shih-Chieh Chang,et al.  Logic Synthesis for Engineering Change , 1999, 32nd Design Automation Conference.

[13]  Wu-Tung Cheng,et al.  Differential Fault Simulation - A Fast Method Using Minimal Memory , 1989, 26th ACM/IEEE Design Automation Conference.

[14]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[15]  Liaw Heh-Tyan,et al.  Efficient automatic diagnosis of digital circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[16]  Sergiu Rudeanu.  Boolean functions and equations , 1974 .

[17]  Olivier Coudert,et al.  Automating the diagnosis and the rectification of design errors with PRIAM , 1989, ICCAD 1989.

[18]  Olivier Coudert,et al.  Automating the diagnosis and the rectification of design errors with PRIAM , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[19]  Premachandran R. Menon,et al.  Critical Path Tracing - An Alternative to Fault Simulation , 1983, 20th Design Automation Conference Proceedings.

[20]  Magdy S. Abadir,et al.  Logic design verification via test generation , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  Irith Pomeranz,et al.  On Error Correction In Macro-based Circuits , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[22]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[23]  D. I. Cheng,et al.  Logic rectification and synthesis for engineering change , 1995, ASP-DAC '95.

[24]  Masahiro Tomita,et al.  An algorithm for locating logic design errors , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[25]  K. A. Tamura,et al.  Locating Functional Errors in Logic Circuits , 1989, 26th ACM/IEEE Design Automation Conference.

[26]  Andreas Kuehlmann,et al.  The use of random simulation in formal verification , 1996, Proceedings International Conference on Computer Design. VLSI in Computers and Processors.

[27]  Daniel Brand,et al.  Incremental synthesis , 1994, ICCAD '94.

[28]  Masahiro Fujita,et al.  Methods for automatic design error correction in sequential circuits , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.

[29]  Shi-Yu Huang,et al.  Incremental logic rectification , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[30]  D. I. Cheng,et al.  ErrorTracer: a fault simulation-based approach to design error diagnosis , 1997, Proceedings International Test Conference 1997.

[31]  Shi-Yu Huang,et al.  AQUILA: An equivalence verifier for large sequential circuits , 1997, Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference.