A fixed-point multimedia DSP chip for portable multimedia services

Existing multimedia processors having millions of transistors are not suitable for portable multimedia services and existing fixed-point DSP chips having fixed data formats are not appropriate for multimedia applications. This paper proposes a multimedia fixed-point DSP (MDSP) chip for portable multimedia services and its chip implementation. MDSP employs parallel processing techniques, such as SIMD, vector processing, and DSP techniques. MDSP can handle 8-, 16-, 32- or 40-bit data and can perform two MAC operations in parallel. In addition, MDSP can complete two vector operations with two data movements in a cycle. With these features, MDSP can handle both 2D video processing and 1D signal processing. The prototype MDSP chip has 68,831 gates, has been fabricated, and is running at 30 MHz.

[1]  Moonkey Lee,et al.  A fast array architecture for block matching algorithm , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[2]  Marc Tremblay,et al.  VIS speeds new media processing , 1996, IEEE Micro.

[3]  S. Purcell,et al.  An enhanced DSP architecture for the seven multimedia functions: the Mpact 2 media processor , 1997, 1997 IEEE Workshop on Signal Processing Systems. SiPS 97 Design and Implementation formerly VLSI Signal Processing.

[4]  Jaques Tiberghien.  New Computer Architectures , 1984 .

[5]  Ruby B. Lee.  Subword parallelism with MAX-2 , 1996, IEEE Micro.

[6]  Craig Hansen.  Architecture of a broadband mediaprocessor , 1996, COMPCON '96. Technologies for the Information Superhighway Digest of Papers.

[7]  Uri C. Weiser,et al.  MMX technology extension to the Intel architecture , 1996, IEEE Micro.

[8]  Wen-Hsiung Chen,et al.  A Fast Computational Algorithm for the Discrete Cosine Transform , 1977, IEEE Trans. Commun..