A zero-crossing based 10-bit 100 MS/s pipeline ADC with controlled current in 90 nm CMOS

In this paper, a new charging technique for low power zero-crossing based circuit pipeline analog-to-digital converters (ADCs) is presented. The charging current sources are implemented as voltage-controlled current sources in order to charge the sampling capacitors based on the error signal. Using this method, the ADC power consumption is reduced while improving the accuracy. The necessary current control block is shared between consecutive stages further reducing the power consumption and die area. The proposed technique is applied to a 10-bit 100 MS/s pipeline ADC designed in a 90 nm CMOS technology with 1 V power supply. Circuit level simulation results using Cadence Spectre show a signal-to-noise and distortion ratio of 55.6 dB with 3.56 mW power consumption resulting in a figure of merit of 72.3 fJ/conv.step without employing any calibration technique.

[1]  Manuel Delgado-Restituto,et al.  A 1.2 V 10-bit 60-MS/s 23 mW CMOS pipeline ADC with 0.67 pJ/conversion-step and on-chip reference voltages generator , 2012 .

[2]  Imran Ahmed.  Pipelined ADC Design and Enhancement Techniques , 2010 .

[3]  Hae-Seung Lee,et al.  Comparator-based switched-capacitor circuits for scaled CMOS technologies , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[4]  Tai-Cheng Lee,et al.  A 10-bit 100-MS/s 4.5-mW Pipelined ADC With a Time-Sharing Technique , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Klaus Hofmann,et al.  A novel 8 bit open loop residue amplifier based pipeline ADC using a single fully differential current conveyor and foreground calibration , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).

[6]  Lei Xie,et al.  A 1.8-V 22-mW 10-bit 30-MS/s Pipelined CMOS ADC for Low-Power Subsampling Applications , 2008, IEEE Journal of Solid-State Circuits.

[7]  Manas Kumar Hati,et al.  A 55-mW 300MS/s 8-bit CMOS Parallel Pipeline ADC , 2012, 2012 25th International Conference on VLSI Design.

[8]  Hae-Seung Lee,et al.  A Zero-Crossing-Based 8-bit 200 MS/s Pipelined ADC , 2007, IEEE Journal of Solid-State Circuits.

[9]  H.-S. Lee,et al.  A 450 MS/s 10-bit time-interleaved zero-crossing based ADC , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[10]  B. Murmann,et al.  A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[11]  Akira Matsuzawa,et al.  A 10b 320 MS/s 40 mW open-loop interpolated pipeline ADC , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[12]  Boris Murmann,et al.  Digitally Assisted Pipeline ADCs: Theory and Implementation , 2004 .

[13]  Franco Maloberti.  Data Converters , 2007 .

[14]  Shen-Iuan Liu,et al.  An 8-bit 20-MS/s ZCBC Time-Domain Analog-to-Digital Data Converter , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Klaus Hofmann,et al.  Design of digitally assisted 1.5b/stage pipeline ADCs using fully differential current conveyors , 2011, 2011 20th European Conference on Circuit Theory and Design (ECCTD).

[16]  Kazuki Sobue,et al.  Ring amplifiers for switched-capacitor circuits , 2012, 2012 IEEE International Solid-State Circuits Conference.

[17]  Bin-Da Liu,et al.  A 9-bit 50 MS/s CBSC pipelined ADC using time-shifted correlated double sampling , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).

[18]  Ji-Eun Jang.  Comparator-based switched-capacitor pipelined ADC with background offset calibration , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[19]  Andrew Masami Abo,et al.  Design for Reliability of Low-voltage, Switched-capacitor Circuits , 1999 .

[20]  Peter R. Kinget,et al.  Current-Charge-Pump Residue Amplification for Ultra-Low-Power Pipelined ADCs , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[21]  Mohammad Gholami,et al.  A low power 1-V 10-bit 40-MS/s pipeline ADC , 2011, 2011 18th IEEE International Conference on Electronics, Circuits, and Systems.

[22]  Un-Ku Moon,et al.  Design of a Split-CLS Pipelined ADC With Full Signal Swing Using an Accurate But Fractional Signal Swing Opamp , 2010, IEEE Journal of Solid-State Circuits.

[23]  B. Nauta,et al.  Analog circuits in ultra-deep-submicron CMOS , 2005, IEEE Journal of Solid-State Circuits.

[24]  Kong-Pang Pun,et al.  A charge-pump and comparator based power-efficient pipelined ADC technique , 2012, Microelectron. J..

[25]  Hae-Seung Lee,et al.  A 12 b 5-to-50 MS/s 0.5-to-1 V Voltage Scalable Zero-Crossing Based Pipelined ADC , 2012, IEEE Journal of Solid-State Circuits.

[26]  Mohamed Dessouky,et al.  Very low-voltage digital-audio /spl Delta//spl Sigma/ modulator with 88-dB dynamic range using local switch bootstrapping , 2001 .

[27]  Kari Halonen,et al.  CMOS dynamic comparators for pipeline A/D converters , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[28]  Siyu Yang,et al.  A 30mW 10b 250MS/s dual channel SHA-less pipeline ADC in 0.18µm CMOS , 2012, 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS).

[29]  David A. Johns,et al.  A Low-Power Capacitive Charge Pump Based Pipelined ADC , 2010, IEEE Journal of Solid-State Circuits.

[30]  Hwei-Yu Lee.  Zero-crossing-based 8-bit 100 MS/s pipelined analogue-to-digital converter with offset compensation , 2011, IET Circuits Devices Syst..

[31]  Lei Xie,et al.  A 1.8-V 22-mW 10-bit 30-MS/s Subsampling Pipelined CMOS ADC , 2006, IEEE Custom Integrated Circuits Conference 2006.

[32]  Trond Ytterdal,et al.  Comparator-based switched-capacitor pipelined analog-to-digital converter with comparator preset, and comparator delay compensation , 2011 .

[33]  Andrea Baschirotto,et al.  A 90-nm CMOS, 8-bit pipeline ADC with 60-MHz bandwidth and 125-MS/s or 250-MS/s sampling frequency , 2010 .