SRAM-Based NATURE: A Dynamically Reconfigurable FPGA Based on 10T Low-Power SRAMs
暂无分享,去创建一个
[1] Wei Zhang,et al. A hybrid nano/CMOS dynamically reconfigurable system—Part I: Architecture , 2009, JETC.
[2] Wei Zhang,et al. A hybrid Nano/CMOS dynamically reconfigurable system—Part II: Design optimization flow , 2009, JETC.
[3] Jonathan Rose,et al. Measuring the Gap Between FPGAs and ASICs , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Guy Lemieux,et al. Circuit design of routing switches , 2002, FPGA '02.
[5] Masahiko Yoshimoto,et al. A 10T Non-Precharge Two-Port SRAM for 74% Power Reduction in Video Processing , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).
[6] K. Wakabayashi,et al. A dynamically reconfigurable logic engine with a multi-context/multi-mode unified-cell architecture , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).
[7] Hideaki Kobayashi,et al. A Synthesizing Method for Large Parallel Counters with a Network of Smaller Ones , 1978, IEEE Transactions on Computers.
[8] Wei Zhang,et al. Low-power 3D nano/CMOS hybrid dynamically reconfigurable architecture , 2010, JETC.
[9] Vaughn Betz,et al. VPR: A new packing, placement and routing tool for FPGA research , 1997, FPL.
[10] André DeHon,et al. Dynamically Programmable Gate Arrays: A Step Toward Increased Computational Density , 1996 .
[11] Steven Trimberger,et al. A time-multiplexed FPGA , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).
[12] N. Miyamoto,et al. Improving Multi-Context Execution Speed on DRFPGAs , 2006, 2006 IEEE Asian Solid-State Circuits Conference.