A high reliable SOC on-board computer based on Leon3

This paper presents the design of a high reliable system-on-chip (SOC) computer system based on Leon3 processor core. The reconfigurable system is implemented on the FPGA platform and has the merit of high reliability. This article describes how the target SOC target platform was designed and the way to realize the Leon3 system on the target platform. While the SRAM-based FPGAs are very sensitive to single event upsets (SEU) effects, scrubbing and Triple Module Redundancy (TMR) were also implemented in this design to improve the reliability of the SOC system.

[1]  Gary Swift,et al.  VIRTEX-4 VQ static SEU Characterization Summary , 2008 .

[2]  Jian Zhang,et al.  SEU mitigation strategies for SRAM-based FPGA , 2011, Photoelectronic Detection and Imaging.