Optimizing for High Resolution ADC Model With Combined Architecture

High resolution analog-digital conversion (ADC) is a key instrument to convert analog signals to digital signals, which is deployed in data acquisition system to match high resolution analog signals from seismometers systems. To achieve high resolution, architecture of Σ-△ oversampling or pipeline ADC architecture have following disadvantages: high power consumption, low linearity of modulators, and complex structure. This work presents a novel model architecture, which design principle is validated by mathematical formulations which combined advantages of both pipeline and Σ-△oversampling ADC architecture. By discussing the adverse effects of the whole ADC architecture with an external noise theoretically, an amended theoretical model is proposed according to the assessment result of a noise simulation algorithm. The simulation results represent that the whole performance of combined architecture is determined by the noise level of integrator and subtractor. Using these two components with a noise index no more than 10-7 V/√Hz, the resolution of the prototype can achieve a reservation of 144.5 dB.

[1]  K. Aki.  Scaling law of seismic spectrum , 1967 .

[2]  Hae-Seung Lee,et al.  Noise Analysis for Comparator-Based Circuits , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Bang-Sup Song,et al.  A 13-b 10-Msample/s ADC digitally calibrated with oversampling delta-sigma converter , 1995, IEEE J. Solid State Circuits.

[4]  Hui Wang,et al.  A Current-Mode Capacitively-Coupled Chopper Instrumentation Amplifier for Biopotential Recording With Resistive or Capacitive Electrodes , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  Domenico Giardini,et al.  Evidence for inner core anisotropy from free oscillations , 1986 .

[6]  Kostas Doris,et al.  Session 27 overview: Hybrid and nyquist data converters , 2016, ISSCC.

[7]  David Halliday,et al.  Virtual seismometers in the subsurface of the Earth from seismic interferometry , 2009 .

[8]  Denes Vigh,et al.  Elastic full-waveform inversion application using multicomponent measurements of seismic data collection , 2014 .

[9]  Stefan Huber,et al.  Intelligent FPGA Data Acquisition Framework , 2017, IEEE Transactions on Nuclear Science.

[10]  J. E. Johnston.  A 24-bit delta-sigma ADC with an ultra-low noise chopper-stabilized programmable gain instrumentation amplifier , 2001, Comput. Stand. Interfaces.

[11]  R. Schreier,et al.  A 375-mW Quadrature Bandpass $\Delta\Sigma$ ADC With 8.5-MHz BW and 90-dB DR at 44 MHz , 2006, IEEE Journal of Solid-State Circuits.

[12]  Bernd Geck,et al.  Evaluation of a frequency agile direct RF ADC based on mixed-signal OFDM simulation , 2015, 2015 IEEE 26th Annual International Symposium on Personal, Indoor, and Mobile Radio Communications (PIMRC).

[13]  Kamal Youcef-Toumi,et al.  Limitations of Underactuated Modal Damping for Multistage Vibration Isolation Systems , 2015, IEEE/ASME Transactions on Mechatronics.

[14]  Soon-Jyh Chang,et al.  10-bit 30-MS/s SAR ADC Using a Switchback Switching Method , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Richard Schreier,et al.  An empirical study of high-order single-bit delta-sigma modulators , 1993 .

[16]  Douglas W. Doerfler.  Dynamic testing of a slow sample rate, high-resolution data acquisition system , 1986, IEEE Transactions on Instrumentation and Measurement.

[17]  Akira Yasuda,et al.  Continuous-time delta-sigma modulator using vector filter in feedback path to reduce effect of clock jitter and excess loop delay , 2013 .

[18]  Adoración Rueda,et al.  Black-Box Calibration for ADCs With Hard Nonlinear Errors Using a Novel INL-Based Additive Code: A Pipeline ADC Case Study , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  A. Yu. Bulgakov,et al.  A 24-Bit Data Acquisition System , 2001 .