A digital fractional-N PLL with a 3mW 0.004mm2 6-bit PVT and mismatch insensitive TDC

In this paper, a 3mW 0.004mm2 6-bit time-to-digital converter (TDC) is presented. By re-using a single delay cell and sampling flip-flop (FF), mismatch free operation is achieved. PVT variations are tracked and corrected by a digital frequency lock loop (DFLL). The proposed TDC is demonstrated in a digital fractional-N PLL for WiFi/4G radios. A 20-bit high dynamic range (DR) digital-to-analog converter (DAC) drives the VCO to achieve 100Hz resolution. The PLL is fabricated in 32nm digital SoC CMOS with a flip-chip BGA package. The PLL produces a 2.5GHz band LO output with -35dBc integrated phase noise (10kHz to 10MHz) and the worst case spur less than -50dBc while consuming 21mW.

[1]  Youngmin Park,et al.  An all-digital PLL synthesized from a digital standard cell library in 65nm CMOS , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[2]  R.R. Spencer,et al.  A Continuously Tuned Varactor Array , 2009, IEEE Microwave and Wireless Components Letters.

[3]  Matthew Z. Straayer,et al.  A Low-Noise Wide-BW 3.6-GHz Digital $\Delta\Sigma$ Fractional-N Frequency Synthesizer With a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation , 2008, IEEE Journal of Solid-State Circuits.

[4]  Enrico Temporiti,et al.  A 3.5GHz wideband ADPLL with fractional spur suppression through TDC dithering and feedforward compensation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[5]  J. Rizk,et al.  A 32nm low power RF CMOS SOC technology featuring high-k/metal gate , 2010, 2010 Symposium on VLSI Technology.

[6]  F. Gardner,et al.  Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[7]  Enrico Temporiti,et al.  A 3.5 GHz Wideband ADPLL With Fractional Spur Suppression Through TDC Dithering and Feedforward Compensation , 2010, IEEE Journal of Solid-State Circuits.

[8]  Yorgos Palaskas,et al.  A 32nm CMOS all-digital reconfigurable fractional frequency divider for LO generation in multistandard SoC radios with on-the-fly interference management , 2012, 2012 IEEE International Solid-State Circuits Conference.

[9]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[10]  Timo Rahkonen,et al.  The use of stabilized CMOS delay lines for the digitization of short time intervals , 1993 .

[11]  Hyung Seok Kim,et al.  A reconfigurable distributed all-digital clock generator core with SSC and skew correction in 22nm high-k tri-gate LP CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[12]  O. Degani,et al.  A 9.2–12GHz, 90nm digital fractional-N synthesizer with stochastic TDC calibration and −35/−41dBc integrated phase noise in the 5/2.5GHz bands , 2010, 2010 Symposium on VLSI Circuits.

[13]  Ahmad H Atriss,et al.  Charge pump for a phase locked loop , 1993 .

[14]  P. Dudek,et al.  A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.