Test Generation in Systolic Architecture for Multiplication Over $GF(2 ^{m})$

This paper presents a test generation technique for detecting stuck-at (SAF) and transition delay fault (TDF) at gate level in the finite-field systolic multiplier over GF(2m) based on polynomial basis. The proposed technique derives test vectors from the cell expressions of systolic multipliers without any requirement of Automatic test Pattern Generation (ATPG) tool. The complete systolic architecture is C-testable for SAF and TDF with only six constant tests. The test vectors are independent of the multiplier size. The test set provides 100% single SAF and TDF coverage.

[1]  Soonhak Kwon,et al.  A Digit-Serial Multiplier for Finite Field , 2005 .

[2]  Wayne M. Needham,et al.  High volume microprocessor test escapes, an analysis of defects our tests are missing , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[3]  Hideto Hidaka,et al.  A built-in self-repair analyzer (CRESTA) for embedded DRAMs , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[4]  Chin-Liang Wang,et al.  Systolic Array Implementation o Euclid's Algorithm for Inversion and Division in GF(2m) , 1998, IEEE Trans. Computers.

[5]  Chin-Liang Wang,et al.  Systolic array implementation of Euclid's algorithm for inversion and division in GF(2/sup m/) , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[6]  Dilip K. Bhavsar.  An algorithm for row-column self-repair of RAMs and its implementation in the Alpha 21264 , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[7]  T. Gulliver,et al.  The generation of rimitive olynomials in GF(q) with independent roots and their applications for ower residue codes, VLSI testing and finite field multipliers using normal basis , 1991 .

[8]  Rubin A. Parekhji,et al.  On-chip Test and Repair of Memories for Static and Dynamic Faults , 2006, 2006 IEEE International Test Conference.

[9]  Chien-Ming Wu,et al.  High-Speed, Low-Complexity Systolic Designs of Novel Iterative Division Algorithms in GF(2^m) , 2004, IEEE Trans. Computers.

[10]  Sudhakar M. Reddy,et al.  On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Yervant Zorian,et al.  Built in self repair for embedded high density SRAM , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[12]  Cheng-Wen Wu,et al.  A built-in self-repair scheme for NOR-type flash memory , 2006, 24th IEEE VLSI Test Symposium.

[13]  Jin-Fu Li,et al.  A built-in self-repair design for RAMs with 2-D redundancy , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Yervant Zorian,et al.  Embedded-memory test and repair: infrastructure IP for SoC yield , 2003, IEEE Design & Test of Computers.

[15]  Said Hamdioui,et al.  Importance of dynamic faults for new SRAM technologies , 2003, The Eighth IEEE European Test Workshop, 2003. Proceedings..

[16]  Pinaki Mazumder,et al.  A physical design tool for built-in self-repairable RAMs , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[17]  Jin-Fu Li,et al.  Built-in redundancy analysis for memory yield improvement , 2003, IEEE Trans. Reliab..

[18]  Keshab K. Parhi,et al.  Efficient semisystolic architectures for finite-field arithmetic , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[19]  Dhiraj K. Pradhan,et al.  Transition Fault Testability in Bit Parallel Multipliers over GF(2^{m}) , 2007, 25th IEEE VLSI Test Symposium (VTS'07).

[20]  Jose Pineda de Gyvez,et al.  Weak Cell Detection in Deep-Submicron SRAMs: A Programmable Detection Technique , 2006, IEEE Journal of Solid-State Circuits.

[21]  Chiou-Yng Lee.  Low complexity bit-parallel systolic multiplier over GF(2m) using irreducible trinomials , 2003 .

[22]  Kwang-Ting Cheng.  Transition fault simulation for sequential circuits , 1992, Proceedings International Test Conference 1992.

[23]  Frans P. M. Beenker,et al.  A realistic fault model and test algorithms for static random access memories , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  Jin-Fu Li,et al.  ProTaR: An Infrastructure IP for Repairing RAMs in System-on-Chips , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[25]  Jin-Fu Li,et al.  A Reconfigurable Built-In Self-Repair Scheme for Multiple Repairable RAMs in SOCs , 2006, 2006 IEEE International Test Conference.

[26]  Arnaud Virazel,et al.  Analysis of Dynamic Faults in Embedded-SRAMs: Implications for Memory Test , 2005, J. Electron. Test..

[27]  Harald Niederreiter,et al.  Introduction to finite fields and their applications: List of Symbols , 1986 .

[28]  Eric Lindbloom,et al.  Transition Fault Simulation , 1987, IEEE Design & Test of Computers.

[29]  Arnaud Virazel,et al.  Efficient March Test Procedure for Dynamic Read Destructive Fault Detection in SRAM Memories , 2005, J. Electron. Test..

[30]  Michael S. Hsiao,et al.  Novel ATPG algorithms for transition faults , 2002, Proceedings The Seventh IEEE European Test Workshop.

[31]  Mohammed Benaissa,et al.  A dual basis bit-serial systolic multiplier for GF(2m) , 1995, Integr..

[32]  Irith Pomeranz,et al.  Transition Path Delay Faults: A New Path Delay Fault Model for Small and Large Delay Defects , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[33]  Namekawa Toshimasa,et al.  Post-Packaging Auto Repair Techniques For Fast Row Cycle Embedded DRAM , 2005 .

[34]  Shyue-Kung Lu,et al.  C-testable design techniques for iterative logic arrays , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[35]  Jin-Fu Li,et al.  A Shared Parallel Built-In Self-Repair Scheme for Random Access Memories in SOCs , 2008, 2008 IEEE International Test Conference.

[36]  Chiou-Yng Lee,et al.  Efficient Design of Low-Complexity Bit-Parallel Systolic Hankel Multipliers to Implement Multiplication in Normal and Dual Bases of GF (2m) , 2005, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[37]  P.-H. Huang,et al.  Testing Transition Delay Faults in Modified Booth Multipliers , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[38]  Soonhak Kwon,et al.  A digit-serial multiplier for finite field GF(2/sup m/) , 2005, IEEE Trans. Very Large Scale Integr. Syst..

[39]  Chin-Liang Wang,et al.  Systolic array implementation of multipliers for finite fields GF(2/sup m/) , 1991 .

[40]  Chiou-Yng Lee,et al.  Bit-Parallel Systolic Multipliers for GF(2m) Fields Defined by All-One and Equally Spaced Polynomials , 2001, IEEE Trans. Computers.

[41]  Jin-Fu Li,et al.  A simulator for evaluating redundancy analysis algorithms of repairable embedded memories , 2002, Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002).

[42]  Cheng-Wen Wu,et al.  High-speed C-testable systolic array design for Galois-field inversion , 1997, Proceedings European Design and Test Conference. ED & TC 97.