This paper shows how computationally-expensive problems like image processing can be handled in real time with little hardware by neuron-MOS (/spl upsi/MOS) circuit technology. In digital signal processing, real-world data (analog, massive in quantities, low-precision and ambiguous) are A/D converted upon acquisition, including inherent noise and distortion, and then are bit-by-bit computed based on rigorous Boolean algebra. In moving-image processing for instance, this requires extraordinary computational powers of DSPs and MPUs, making real-time response of electronic systems unrealistic. Introduction of analog processing would lessen the difficulty, but cost must be traded off for accuracy. Analog/digital merged computation using /spl upsi/MOS circuits features the flexibility of analog processing but preserving the rigorousness of digital. Highly-parallel analog processing is performed for a large volume of analog input data, that is immediately followed by the binary decision of /spl upsi/MOS gates, resulting in the output of digital codes. Real-world data are directly compressed to digital codes without A/D conversion. The power of this scheme is demonstrated in applications to motion vector search in a few hundred nanoseconds and real-time center-of-mass tracing of a moving object and to building real-time event recognition hardware.
[1]
Tadashi Shibata,et al.
A functional MOS transistor featuring gate-level weighted sum and threshold operations
,
1992
.
[2]
Tadashi Shibata,et al.
Neuron MOS winner-take-all circuit and its application to associative memory
,
1993,
1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[3]
Masahiko Yoshimoto,et al.
A half-pel precision MPEG2 motion-estimation processor with concurrent three-vector search
,
1995
.
[4]
Tadashi Shibata,et al.
Clocked-neuron-MOS logic circuits employing auto-threshold-adjustment
,
1995,
Proceedings ISSCC '95 - International Solid-State Circuits Conference.