UltraSparc I: a four-issue processor supporting multimedia
暂无分享,去创建一个
[1] Marc Tremblay,et al. The visual instruction set (VIS) in UltraSPARC , 1995, Digest of Papers. COMPCON'95. Technologies for the Information Superhighway.
[2] Dirk Grunwald,et al. Next cache line and set prediction , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.
[3] Gregory B. Zyner,et al. 167 MHz radix-4 floating point multiplier , 1995, Proceedings of the 12th Symposium on Computer Arithmetic.
[4] Leslie Kohn,et al. MPEG video decoding with the UltraSPARC visual instruction set , 1995, Digest of Papers. COMPCON'95. Technologies for the Information Superhighway.
[5] Marc Tremblay,et al. VIS speeds new media processing , 1996, IEEE Micro.
[6] Gregory B. Zyner,et al. 167 MHz radix-8 divide and square root using overlapped radix-2 stages , 1995, Proceedings of the 12th Symposium on Computer Arithmetic.
[7] Marc Tremblay,et al. A three dimensional register file for superscalar processors , 1995, Proceedings of the Twenty-Eighth Annual Hawaii International Conference on System Sciences.
[8] David L Weaver,et al. The SPARC architecture manual : version 9 , 1994 .
[9] James E. Smith,et al. A study of branch prediction strategies , 1981, ISCA '98.
[10] John H. Edmondson,et al. Superscalar instruction execution in the 21164 Alpha microprocessor , 1995, IEEE Micro.