Impact of temperature on surface-trap-induced gate-lag effects in GaAs heterostructure FETs