An SOC test integration platform and its industrial realization

One of the major costs in system-on-chip (SOC) development is test cost, especially the cost related to test integration. Although there have been plenty of research works on individual topics about SOC testing, few of them took into account the practical integration issues. In this paper, we stress the practical SOC test integration issues, including real problems found in test scheduling, test IO reduction, timing of functional test, scan IO sharing, etc. A test scheduling method is proposed based on our test architecture and test access mechanism (TAM), considering IO resource constraints. Detailed scheduling further reduces the overall test time of the system chip. We also present a test wrapper architecture that supports the coexistence of scan test and functional test. The test integration platform has been applied to an industrial SOC case. The chip has been designed and fabricated. The measurement results justify the approach-simple and efficient, i.e., short test integration cost, short test time, and small area overhead.

[1]  Yervant Zorian,et al.  A hierarchical infrastructure for SoC test management , 2003, IEEE Design & Test of Computers.

[2]  Yervant Zorian,et al.  Testing embedded-core based system chips , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[3]  C.-P. Su,et al.  Graph-based power-constrained test scheduling for SOC , 2002 .

[4]  Yervant Zorian,et al.  On using IEEE P1500 SECT for test plug-n-play , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[5]  Youn-Long Lin,et al.  Test scheduling and test access architecture optimization for system-on-chip , 2002, Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)..

[6]  Erik Jan Marinissen,et al.  Effective and efficient test architecture design for SOCs , 2002, Proceedings. International Test Conference.

[7]  Cheng-Wen Wu,et al.  A test access control and test integration system for system-on-chip , 2002 .

[8]  M. Marzouki,et al.  CAS-BUS: a scalable and reconfigurable test access mechanism for systems on a chip , 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537).

[9]  Chih-Tsun Huang,et al.  Core-based system-on-chip testing: Challenges and opportunities , 2001 .

[10]  Rohit Kapur,et al.  CTL the language for describing core-based test , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[11]  L. Whetsel.  Addressable test ports an approach to testing embedded cores , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[12]  Krishnendu Chakrabarty,et al.  Test scheduling for core-based systems using mixed-integer linearprogramming , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Erik Jan Marinissen,et al.  Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).