Charge-trap memory device fabricated by oxidation of Si/sub 1-x/Ge/sub x/

In this work, we describe a novel technique of fabricating germanium nanocrystal quasi-nonvolatile memory device. The device consists of a metal-oxide-semiconductor field-effect transistor (MOSFET) with Ge charge-traps embedded within the gate dielectric. The trap formation method provides for precise control of the thicknesses of the top (control) and bottom (tunneling) oxide layers which sandwich the charge-traps, via thermal oxidation. This memory device exhibits write/erase speed/voltage and retention time superior to previously reported nano-crystal or charge-trap memory devices. A detailed description of the novel process for fabricating the Ge charge-trap MOS memory is given, along with the resultant memory-cell performance characteristics.

[1]  C. Hu,et al.  Hole injection SiO/sub 2/ breakdown model for very low voltage lifetime extrapolation , 1994 .

[2]  Chenming Hu,et al.  High-endurance ultra-thin tunnel oxide in MONOS device structure for dynamic memory application , 1995, IEEE Electron Device Letters.

[3]  Kang L. Wang,et al.  Interface properties of thin oxides grown on strained GexSi1−x layer , 1994 .

[4]  L. Baldi,et al.  A Scalable Single Poly EEPROM Cell for Embedded Memory Applications , 1995, ESSDERC '95: Proceedings of the 25th European Solid State Device Research Conference.

[5]  Piero Olivo,et al.  Flash memory cells-an overview , 1997, Proc. IEEE.

[6]  Gary B. Bronner,et al.  Trade-offs in the integration of high performance devices with trench capacitor DRAM , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[7]  Kinam Kim,et al.  DRAM technology perspective for gigabit era , 1998 .

[8]  N. Horiguchi,et al.  Single electron charging of Sn nanocrystals in thin SiO/sub 2/ film formed by low energy ion implantation , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[9]  F. d'Heurle,et al.  Oxidation of silicon–germanium alloys. I. An experimental study , 1997 .

[10]  T. Futatsugi,et al.  SILICON SINGLE-ELECTRON MEMORY USING ULTRA-SMALL FLOATING GATE , 1998 .

[11]  T. Oomori,et al.  Novel stacked capacitor technology for 1-Gbit DRAMs with (Ba,Sr)TiO3 thin films , 1997 .

[12]  Sandip Tiwari,et al.  Fast and long retention-time nano-crystal memory , 1996 .

[13]  D. Laureta,et al.  New torque suppressor cures problems of metal face seal fittings , 1997 .

[14]  C. Hu,et al.  Stress-induced current in thin silicon dioxide films , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[15]  Noboru Mikami,et al.  Novel stacked capacitor technology for 1 Gbit DRAMs with CVD-(Ba,Sr)TiO/sub 3/ thin films on a thick storage node of Ru , 1995, Proceedings of International Electron Devices Meeting.

[16]  M. Nicolet,et al.  Oxidation of GeSi , 1995 .

[17]  A. Rastogi.  Properties and device applications of Semiconductor nanocrystals sequestered in insulator thin films , 1998 .

[18]  C. Hu,et al.  Hole injection oxide breakdown model for very low voltage lifetime extrapolation , 1993, 31st Annual Proceedings Reliability Physics 1993.