Methodology and Experimental Setup for the Determination of System-level Dynamic Reconfiguration Overhead
暂无分享,去创建一个
Dynamic reconfiguration is gaining popularity [2], [4] but it may cause degradation of overall execution time due to the time to download the bitstream before an application starts execution of the new configuration. Thus evaluation of its performance becomes an interesting area [3]. In this work we include an analysis of the reconfiguration time by defining the delays that add up to it. An experimental setup is deployed that can be used for performance evaluation of applications implemented with dynamic reconfiguration, as well as of mechanisms developed to reduce reconfiguration overhead.
[1] Abdel Ejnioui,et al. Complexity and Performance Evaluation of Two Partial Reconfiguration Interfaces on FPGAs: A Case Study , 2006, ERSA.
[2] Philip James-Roxby,et al. A Self-reconfiguring Platform , 2003, FPL.
[3] Stamatis Vassiliadis,et al. Performance Evaluation of an Adaptive FPGA for Network Applications , 2006, Seventeenth IEEE International Workshop on Rapid System Prototyping (RSP'06).