Hyperspherical Clustering and Sampling for Rare Event Analysis with Multiple Failure Region Coverage

Statistical circuit simulation is exhibiting increasing importance for circuit design under process variations. It has been widely used throughout the design of standard cell circuits (SRAM, Flip-Flop, etc.) to maximize yield, i.e. to minimize the failure probability. Existing approaches cannot effectively analyze the failure probability when failed samples are distributed in multiple disjoint regions, nor handle the circuits with a large number of variations. To tackle these challenges, the proposed hyperspherical clustering and sampling (HSCS) approach first identifies multiple failure regions through a reweighted spherical k-means algorithm, which clusters failed samples on a set of hyperspheres, rather than the high dimensional open space. Next, a modified mixture importance sampling is designed to draw samples at those clusters to achieve multiple failure region coverage. The proposed HSCS is evaluated using both mathematical and circuit-based examples. It achieves about 3-order speedup over Monte Carlo with the same level of accuracy, while other importance sampling based approaches either fail to converge or converge to wrong results. Furthermore, HSCS demonstrates excellent robustness by generating consistent results in multiple replications.

[1]  Rob A. Rutenbar,et al.  Statistical Blockade: Very Fast Statistical Simulation and Modeling of Rare Circuit Events and Its Application to Memory Design , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Sani R. Nassif,et al.  The Impact of Random Device Variation on SRAM Cell Stability in Sub-90-nm CMOS Technologies , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Puneet Gupta,et al.  Comparative Evaluation of Spin-Transfer-Torque and Magnetoelectric Random Access Memory , 2016, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[4]  Sani R. Nassif Design for Variability in DSM Technologies , 2000 .

[5]  Hiroyuki Ochi,et al.  Sequential importance sampling for low-probability and high-dimensional SRAM yield analysis , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[6]  Puneet Gupta,et al.  PROCEED: A pareto optimization-based circuit-level evaluator for emerging devices , 2014, 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC).

[7]  Yu Cao,et al.  Exploring sub-20nm FinFET design with Predictive Technology Models , 2012, DAC Design Automation Conference 2012.

[8]  Sani R. Nassif Design for variability in DSM technologies [deep submicron technologies] , 2000, Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525).

[9]  Kelin Kuhn,et al.  Managing Process Variation in Intel’s 45nm CMOS Technology , 2008 .

[10]  P.R. Kinget Device mismatch and tradeoffs in the design of analog circuits , 2005, IEEE Journal of Solid-State Circuits.

[11]  J. A. Hartigan,et al.  A k-means clustering algorithm , 1979 .

[12]  W. Shockley Problems related to p-n junctions in silicon , 1961 .

[13]  Wei Wu,et al.  Exploiting Parallelism by Data Dependency Elimination: A Case Study of Circuit Simulation Algorithms , 2013, IEEE Design & Test.

[14]  Wei Wu,et al.  FPGA Accelerated Parallel Sparse Matrix Factorization for Circuit Simulations , 2011, ARC.

[15]  R. W. Kelsall,et al.  The Monte Carlo method for semiconductor device simulation , 1995 .

[16]  Rajiv V. Joshi,et al.  Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[17]  Rajiv V. Joshi,et al.  Yield estimation via multi-cones , 2012, DAC Design Automation Conference 2012.

[18]  Xin Li,et al.  Fast statistical analysis of rare circuit failure events via subset simulation in high-dimensional variation space , 2014, 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[19]  Rob A. Rutenbar,et al.  Recursive Statistical Blockade: An Enhanced Technique for Rare Event Simulation with Application to SRAM Circuit Design , 2008, 21st International Conference on VLSI Design (VLSID 2008).

[20]  Wei Wu,et al.  REscope: High-dimensional statistical circuit simulation towards full failure region coverage , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[21]  Puneet Gupta,et al.  An Evaluation Framework for Nanotransfer Printing-Based Feature-Level Heterogeneous Integration in VLSI Circuits , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  Lara Dolecek,et al.  Breaking the simulation barrier: SRAM evaluation through norm minimization , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[23]  Wei Wu,et al.  A fast and provably bounded failure analysis of memory circuits in high dimensions , 2014, 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC).

[24]  Wei Wu,et al.  An EScheduler-Based Data Dependence Analysis and Task Scheduling for Parallel Circuit Simulation , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[25]  C. C. McAndrew,et al.  Understanding MOSFET mismatch for analog design , 2003 .

[26]  N. L. Johnson,et al.  Multivariate Analysis , 1958, Nature.

[27]  Peng Li,et al.  Approximate property checking of mixed-signal circuits , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[28]  Rob A. Rutenbar,et al.  Statistical Blockade: A Novel Method for Very Fast Monte Carlo Simulation of Rare Circuit Events, and its Application , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[29]  W. Shockley Problems related top-n junctions in silicon , 1961 .

[30]  Xin Li,et al.  Efficient SRAM Failure Rate Prediction via Gibbs Sampling , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[31]  Peng Li,et al.  Leveraging pre-silicon data to diagnose out-of-specification failures in mixed-signal circuits , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[32]  Sani R. Nassif,et al.  Characterizing Process Variation in Nanometer CMOS , 2007, 2007 44th ACM/IEEE Design Automation Conference.