NBTI and Power Reduction Using an Input Vector Control and Supply Voltage Assignment Method

As technology scales, negative bias temperature instability (NBTI) becomes one of the primary failure mechanisms for Very Large Scale Integration (VLSI) circuits. Meanwhile, the leakage power increases dramatically as the supply/threshold voltage continues to scale down. These two issues pose severe reliability problems for complementary metal oxide semiconductor (CMOS) devices. Because both the NBTI and leakage are dependent on the input vector of the circuit, we present an input vector control (IVC) method based on a linear programming algorithm, which can co-optimize circuit aging and power dissipation simultaneously. In addition, our proposed IVC method is combined with the supply voltage assignment technique to further reduce delay degradation and leakage power. Experimental results on various circuits show the effectiveness of the proposed combination method.

[1]  James D. Meindl,et al.  A physical alpha-power law MOSFET model , 1999 .

[2]  Yu Cao,et al.  Aging statistics based on trapping/detrapping: Silicon evidence, modeling and long-term prediction , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[3]  Robert P. Dick,et al.  Static NBTI Reduction Using Internal Node Control , 2012, TODE.

[4]  Miodrag Potkonjak,et al.  Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[5]  Ing-Chao Lin,et al.  Leakage and Aging Optimization Using Transmission Gate-Based Technique , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Qiang Xu,et al.  Test Wrapper Design and Optimization Under Power Constraints for Embedded Cores With Multiple Clock Domains , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Lide Zhang,et al.  Scheduled voltage scaling for increasing lifetime in the presence of NBTI , 2009, 2009 Asia and South Pacific Design Automation Conference.

[8]  Anastasios A. Katsetos,et al.  Negative bias temperature instability (NBTI) recovery with bake , 2008, Microelectron. Reliab..

[9]  Yu Wang,et al.  Leakage Power and Circuit Aging Cooptimization by Gate Replacement Techniques , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  James H. Stathis,et al.  The negative bias temperature instability in MOS devices: A review , 2006, Microelectron. Reliab..

[11]  Stephen P. Boyd,et al.  Self-Tuning for Maximized Lifetime Energy-Efficiency in the Presence of Circuit Aging , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Taewhan Kim,et al.  A fine-grained technique of NBTI-aware voltage scaling and body biasing for standard cell based designs , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[13]  Ku He,et al.  Temperature-Aware NBTI Modeling and the Impact of Standby Leakage Reduction Techniques on Circuit Performance Degradation , 2011, IEEE Transactions on Dependable and Secure Computing.

[14]  Jonathan P. How,et al.  Aircraft trajectory planning with collision avoidance using mixed integer linear programming , 2002, Proceedings of the 2002 American Control Conference (IEEE Cat. No.CH37301).

[15]  R. Degraeve,et al.  Origin of NBTI variability in deeply scaled pFETs , 2010, 2010 IEEE International Reliability Physics Symposium.

[16]  Yu Wang,et al.  On the efficacy of input Vector Control to mitigate NBTI effects and leakage power , 2009, 2009 10th International Symposium on Quality Electronic Design.

[17]  Jie Liu,et al.  A Maximum Lifetime Coverage Algorithm Based on Linear Programming , 2014, J. Inf. Hiding Multim. Signal Process..

[18]  Enrico Macii,et al.  NBTI-aware power gating for concurrent leakage and aging optimization , 2009, ISLPED.

[19]  Yuhang Zhao,et al.  Analytical parameter extraction for NBTI reaction diffusion and trapping/detrapping models , 2016, Microelectron. Reliab..

[20]  Yu Wang,et al.  Variation-Aware Supply Voltage Assignment for Simultaneous Power and Aging Optimization , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  Sachin S. Sapatnekar,et al.  Adaptive Techniques for Overcoming Performance Degradation Due to Aging in CMOS Circuits , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  Ming Zhang,et al.  Circuit Failure Prediction and Its Application to Transistor Aging , 2007, 25th IEEE VLSI Test Symposium (VTS'07).

[23]  M. Alam,et al.  A Comparative Study of Different Physics-Based NBTI Models , 2013, IEEE Transactions on Electron Devices.

[24]  S. Nassif,et al.  Full chip leakage-estimation considering power supply and temperature variations , 2003, Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03..

[25]  T. Grasser,et al.  The “permanent” component of NBTI revisited: Saturation, degradation-reversal, and annealing , 2016, 2016 IEEE International Reliability Physics Symposium (IRPS).

[26]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[27]  A. Kerber,et al.  PBTI under dynamic stress: From a single defect point of view , 2011, 2011 International Reliability Physics Symposium.

[28]  Mehdi Baradaran Tahoori,et al.  Power-Aware Minimum NBTI Vector Selection Using a Linear Programming Approach , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[29]  Wang Zheng,et al.  Runtime NBTI Mitigation for Processor Lifespan Extension via Selective Node Control , 2016 .

[30]  Yu Cao,et al.  Predictive Modeling of the NBTI Effect for Reliable Design , 2006, IEEE Custom Integrated Circuits Conference 2006.

[31]  Yang Yu,et al.  NBTI-aware adaptive minimum leakage vector selection using a linear programming approach , 2016, Integr..

[32]  Jeng-Shyang Pan,et al.  A Transmission Power Optimization with a Minimum Node Degree for Energy-Efficient Wireless Sensor Networks with Full-Reachability , 2013, Sensors.

[33]  John P. Hayes,et al.  Exact and heuristic approaches to input vector control for leakage power reduction , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[34]  Cody Hao Yu,et al.  Thermal-Aware On-Line Scheduler for 3-D Many-Core Processor Throughput Optimization , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.