A Si-Compatible Fabrication Process for Scaled Self-Aligned InGaAs FinFETs