Design and performance of 0.1- mu m CMOS devices using low-impurity-channel transistors (LICT's)
暂无分享,去创建一个
T. Nishida | T. Kure | K. Shimohigashi | K. Ohyu | K. Seki | Y. Kiyota | T. Yamanaka | S. Okazaki | M. Aoki | S. Iijima | T. Yoshimura | K. Ohyu | T. Yamanaka | K. Shimohigashi | M. Aoki | S. Okazaki | T. Kure | T. Nishida | T. Ishii | K. Seki | T. Yoshimura | Y. Kiyota | S. Iijima | T. Ishii
[1] R.H. Dennard,et al. Design and experimental technology for 0.1-µm gate-length low-temperature operation FET's , 1987, IEEE Electron Device Letters.
[2] Y. Aoki,et al. Three-dimensional device simulator Caddeth with highly convergent matrix solution algorithms , 1985, IEEE Transactions on Electron Devices.
[3] Hiroo Masuda,et al. Three-Dimensional Device Simulator CADDETH with Highly Convergent Matrix Solution Algorithms , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[4] A. Steckl,et al. Sub‐100‐nm p+‐n shallow junctions fabricated by group III dual ion implantation and rapid thermal annealing , 1989 .
[5] S. Hanamura,et al. Performance and hot-carrier effects of small CRYO-CMOS devices , 1987, IEEE Transactions on Electron Devices.
[6] Y. Igura,et al. Fabrication of Deep Sub-µm Narrow-Channe1 Si-MOSFET's with Twofold-Gate Structures , 1989 .