Reliable MLC NAND flash memories based on nonlinear t-error-correcting codes

Multi-level cell (MLC) NAND flash memories are very popular storage media because of their power efficiency and big storage density. This paper proposes to use nonlinear t-error-correcting codes to replace linear BCH codes for error detection and correction in MLC NAND flash memories. Compared to linear BCH codes with the same bit-error correcting capability t, the proposed codes have less errors miscorrected by all codewords and nearly no undetectable errors. For example, the proposed (8281, 8201, 11) 5-error-correcting code has no errors of multiplicity six miscorrected by all codewords while the widely used (8262, 8192, 11) linear shortened BCH code has 11 over 6 × A11 errors in this class, where A11 ≈ 1014 is the number of codewords of Hamming weight eleven in the shortened BCH code. Moreover, in spite of the fact that the Hamming distance of the proposed code is 2t+1, it can also correct some errors of multiplicity t+1 and t+2 requiring no extra hardware overhead and latency penalty. In this paper, the constructions and the error correction algorithm for the nonlinear t-error-correcting codes are presented. The architecture of the encoder and the decoder for the codes are shown. The error correcting capabilities, the hardware overhead, the latency and the power consumption for the encoder and the decoder will be analyzed and compared to that of the linear BCH codes to demonstrate the advantages of the proposed codes for error detection and correction in MLC NAND flash memories.

[1]  F. MacWilliams,et al.  The Theory of Error-Correcting Codes , 1977 .

[2]  Kenneth Rose,et al.  Design of on-chip error correction systems for multilevel NOR and NAND flash memories , 2007, IET Circuits Devices Syst..

[3]  Mark G. Karpovsky,et al.  New class of nonlinear systematic error detecting codes , 2004, IEEE Transactions on Information Theory.

[4]  Jehoshua Bruck,et al.  Codes for Multi-Level Flash Memories: Correcting Asymmetric Limited-Magnitude Errors , 2007, 2007 IEEE International Symposium on Information Theory.

[5]  Mark G. Karpovsky,et al.  Comparative Analysis of Robust Fault Attack Resistant Architectures for Public and Private Cryptosystems , 2008, 2008 5th Workshop on Fault Diagnosis and Tolerance in Cryptography.

[6]  Paul H. Siegel,et al.  Error Correction Coding for Flash Memories , 2009 .

[7]  Charles A. Zukowski,et al.  High-speed parallel CRC circuits in VLSI , 1992, IEEE Trans. Commun..

[8]  Keshab K. Parhi,et al.  Small area parallel Chien search architectures for long BCH codes , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Herbert O. Burton.  Inversionless decoding of binary BCH codes , 1971, IEEE Trans. Inf. Theory.

[10]  Roberto Bez,et al.  Introduction to flash memory , 2003, Proc. IEEE.

[11]  Wonyong Sung,et al.  Strength-Reduced Parallel Chien Search Architecture for Strong BCH Codes , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Cheng-Wen Wu,et al.  An Adaptive-Rate Error Correction Scheme for NAND Flash Memory , 2009, 2009 27th IEEE VLSI Test Symposium.

[13]  Alessandro Paccagnella,et al.  Single Event Effects in 1Gbit 90nm NAND Flash Memories under Operating Conditions , 2007, 13th IEEE International On-Line Testing Symposium (IOLTS 2007).

[14]  Mark G. Karpovsky,et al.  Replacing linear Hamming codes by robust nonlinear codes results in a reliability improvement of memories , 2009, 2009 IEEE/IFIP International Conference on Dependable Systems & Networks.

[15]  Cunsheng Ding,et al.  Highly nonlinear mappings , 2004, J. Complex..

[16]  Luca Crippa,et al.  A 4Gb 2b/cell NAND Flash Memory with Embedded 5b BCH ECC for 36MB/s System Read Throughput , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[17]  Zhongfeng Wang,et al.  Error correction for multi-level NAND flash memory using Reed-Solomon codes , 2008, 2008 IEEE Workshop on Signal Processing Systems.

[18]  R. Harboe-Sorensen,et al.  Can Atmospheric Neutrons Induce Soft Errors in nand Floating Gate Memories? , 2009, IEEE Electron Device Letters.

[19]  V. Kamakoti,et al.  Ultra folded high-speed architectures for Reed Solomon decoders , 2006, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06).

[20]  Shahid Rizwan,et al.  Retimed Decomposed Serial Berlekamp-Massey (BM) Architecture for High-Speed Reed-Solomon Decoding , 2008, 21st International Conference on VLSI Design (VLSID 2008).

[21]  Wei Liu,et al.  Low-Power High-Throughput BCH Error Correction VLSI Design for Multi-Level Cell NAND Flash Memories , 2006, 2006 IEEE Workshop on Signal Processing Systems Design and Implementation.

[22]  Greg Atwood,et al.  Intel StrataFlashTM Memory Technology Overview , 1997 .

[23]  Rochelle Singer.  White Paper Implementing MLC NAND Flash for Cost-Effective , High-Capacity Memory , 2003 .

[24]  D.N. Nguyen,et al.  Single Event Effect Characterization of High Density Commercial NAND and NOR Nonvolatile Flash Memories , 2007, IEEE Transactions on Nuclear Science.

[25]  Naresh R. Shanbhag,et al.  High-speed architectures for Reed-Solomon decoders , 2001, IEEE Trans. Very Large Scale Integr. Syst..