An integrated CAD system for algorithm-specific IC design

Lager, an integrated CAD (computer-aided design) system for algorithm-specific IC design, is described. It consists of a behavioral mapper and a silicon assembler. To generate a chip from a behavioral description, the user specifies both the behavioral description and a parameterized structural description. The behavior is mapped onto the parameterized structure to produce microcode and parameter values. The silicon assembler then translates the fill-out structural description into a physical layout. A number of algorithm-specific ICs designed with Lager have been fabricated and tested. A robot-control chip is described.<<ETX>>

[1]  Miodrag Potkonjak,et al.  HYPER: an interactive synthesis environment for high performance real time applications , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[2]  R. W. Brodersen,et al.  Architectures and design techniques for real-time image-processing IC's , 1987 .

[3]  C. Chien,et al.  FIRGEN: a CAD system for automatic layout generation of high-performance FIR filter , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[4]  Jan M. Rabaey,et al.  A VLSI wordprocessing subsystem for a real time large vocabulary continuous speech recognition system , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[5]  G. Goossens,et al.  Custom design of a VLSI PCM-FDM transmultiplexer from system specifications to circuit layout using a computer-aided design system , 1986 .

[6]  Robert K. Brayton,et al.  MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Mario Barbacci,et al.  Instruction set processor specifications (ISPS): The notation and its applications , 1981, IEEE Transactions on Computers.

[8]  Brian W. Kernighan,et al.  An efficient heuristic procedure for partitioning graphs , 1970, Bell Syst. Tech. J..

[9]  Pierre G. Paulin,et al.  Force-directed scheduling for the behavioral synthesis of ASICs , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Alberto L. Sangiovanni-Vincentelli,et al.  Multiple-Valued Minimization for PLA Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Edsger W. Dijkstra,et al.  A note on two problems in connexion with graphs , 1959, Numerische Mathematik.

[12]  Bruce D. Shriver,et al.  Microcode compaction: looking backward and looking forward , 1981, AFIPS '81.

[13]  Donald E. Thomas,et al.  Automatic Data Path Synthesis , 1983, Computer.

[14]  Howard Trickey,et al.  Flamel: A High-Level Hardware Compiler , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Robert W. Brodersen,et al.  Automatic generation of a custom digital signal processor for an adaptive robot arm controller , 1988, ICASSP-88., International Conference on Acoustics, Speech, and Signal Processing.

[16]  Mohamed I. Elmasry,et al.  Architectural synthesis for DSP silicon compilers , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Larry J. Stockmeyer,et al.  Optimal Orientations of Cells in Slicing Floorplan Designs , 1984, Inf. Control..

[18]  Gerhard Zimmermann.  The Mimola Design System a Computer Aided Digital Processor Design Method , 1979, 16th Design Automation Conference.

[19]  Robert W. Brodersen,et al.  Application of silicon compilation techniques to a robot controller design , 1988 .

[20]  Jan M. Rabaey,et al.  An Integrated Automated Layout Generation System for DSP Circuits , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[21]  Jay R. Southard,et al.  MacPitts: An Approach to Silicon Compilation , 1983, Computer.

[22]  Albert Benveniste,et al.  Signal-A data flow-oriented language for signal processing , 1986, IEEE Trans. Acoust. Speech Signal Process..

[23]  Mehdi Hatamian,et al.  A real-time two-dimensional moment generating algorithm and its single chip implementation , 1986, IEEE Trans. Acoust. Speech Signal Process..

[24]  Srinivas Devadas,et al.  Algorithms for hardware allocation in data path synthesis , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[25]  K. Rimey,et al.  Lazy data routing and greedy scheduling for application-specific signal processors , 1988, MICRO 1988.

[26]  Alice C. Parker,et al.  Sehwa: a software package for synthesis of pipelines from behavioral specifications , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[27]  Paul Hilfinger,et al.  A Compiler for Application-Specific Signal Processors , 1989 .

[28]  Jack Sklansky,et al.  Pattern Classifiers and Trainable Machines , 1981 .