Design of an NoC Interface Macrocell with Hardware Support of Advanced Networking Functionalities

This paper presents the design and the characterization in nanoscale CMOS technology of a Network Interface (NI) for on-chip communication infrastructure with hardware support of advanced networking functionalities: store & forward (S&F) transmission, error management, power management, ordering handling, security, QoS management, programmability, end-to-end protocol interoperability, remapping. The design has been conceived as a scalable architecture: The advanced features can be added on top of a basic NI core implementing data packetization and conversion of protocols, frequency and data size between the connected Intellectual Property (IP) core and the on chip network. The NI can be configured to reach the desired tradeoff between supported services and circuit complexity.

[1]  Luca Fanucci,et al.  A multi-processor NoC-based architecture for real-time image/video enhancement , 2011, Journal of Real-Time Image Processing.

[2]  Bill Lin,et al.  A High-Throughput Distributed Shared-Buffer NoC Router , 2009, IEEE Computer Architecture Letters.

[3]  U. Weiser,et al.  Multiple clock and Voltage Domains for chip multi processors , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[4]  Vincenzo Catania,et al.  Data Encoding Schemes in Networks on Chip , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Rainer Leupers,et al.  SHAPES:: a tiled scalable software hardware architecture platform for embedded systems , 2006, Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '06).

[6]  P.-Y. Martinez,et al.  Integration of an STBus Type 3 protocol custom component into a HLS tool , 2008, 2008 3rd International Conference on Design and Technology of Integrated Systems in Nanoscale Era.

[7]  Luca Fanucci,et al.  Introduction to the Tiled HW Architecture of SHAPES , 2007 .

[8]  Rajdeep Niyogi,et al.  Optimization of MPEG 2 Encoder on Cell B. E. Processor , 2009, 2009 IEEE International Advance Computing Conference.

[9]  Luca Benini,et al.  Synthesis of networks on chips for 3D systems on chips , 2009, 2009 Asia and South Pacific Design Automation Conference.

[10]  Luca Fanucci,et al.  Low-Complexity Link Microarchitecture for Mesochronous Communication in Networks-on-Chip , 2008, IEEE Transactions on Computers.

[11]  Gianluca Palermo,et al.  Secure Memory Accesses on Networks-on-Chip , 2008, IEEE Transactions on Computers.

[12]  Luca Fanucci,et al.  Design and coverage-driven verification of a novel network-interface IP macrocell for network-on-chip interconnects , 2011, Microprocess. Microsystems.

[13]  Luca Fanucci,et al.  Design and Verification of Hardware Building Blocks for High-Speed and Fault-Tolerant In-Vehicle Networks , 2011, IEEE Transactions on Industrial Electronics.

[14]  rached tourki,et al.  Design and implementation of network interface compatible OCP For packet based NOC , 2010, 5th International Conference on Design & Technology of Integrated Systems in Nanoscale Era.

[15]  Luca Fanucci,et al.  Coverage-Driven Verification of HDL IP Cores - Case Study of a Router for Network-on-Chip Communication in Embedded Systems , 2011, Solutions on Embedded Systems.

[16]  Davide Bertozzi,et al.  Network Interface Sharing Techniques for Area Optimized NoC Architectures , 2008, 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools.

[17]  Wei Zhong,et al.  Floorplanning driven Network-on-Chip synthesis for 3-D SoCs , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[18]  Radu Marculescu,et al.  On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches , 2007, TODE.

[19]  Kun-Lin Tsai,et al.  A priority based output arbiter for NoC router , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[20]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[21]  Luca Fanucci,et al.  A reusable coverage-driven verification environment for Network-on-Chip communication in embedded system platforms , 2009, 2009 Seventh Workshop on Intelligent solutions in Embedded Systems.

[22]  Kees Goossens,et al.  AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.

[23]  Xu Yang,et al.  NISAR: An AXI compliant on-chip NI architecture offering transaction reordering processing , 2007, 2007 7th International Conference on ASIC.

[24]  Jari Nurmi,et al.  NoC Interface for fault-tolerant Message-Passing communication on Multiprocessor SoC platform , 2009, 2009 NORCHIP.

[25]  Luigi Carro,et al.  Network interface to synchronize multiple packets on NoC-based Systems-on-Chip , 2010, 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip.

[26]  Luca Fanucci,et al.  Automatic Synthesis of Cost Effective FFT/IFFT Cores for VLSI OFDM Systems , 2008, IEICE Trans. Electron..

[27]  Fernando Rodriguez,et al.  Efficient 2DMesh Network on Chip (NoC) Considering GALS Approach , 2009, 2009 Fourth International Conference on Computer Sciences and Convergence Information Technology.

[28]  Luigi Carro,et al.  Associating packets of heterogeneous cores using a synchronizer wrapper for NoCs , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[29]  Glenn Leary,et al.  Performance and resource optimization of NoC router architecture for master and slave IP cores , 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[30]  Luca Fanucci,et al.  Motion estimation and CABAC VLSI co-processors for real-time high-quality H.264/AVC video coding , 2010, Microprocess. Microsystems.

[31]  Yin-Tsung Hwang,et al.  A High-Speed Network Interface Design for Packet-Based NoC , 2006, 2006 International Conference on Communications, Circuits and Systems.

[32]  Rached Tourki,et al.  Design and implementation of low latency network interface for network on chip , 2010, 2010 5th International Design and Test Workshop.

[33]  Hannu Tenhunen,et al.  A High-Performance Network Interface Architecture for NoCs Using Reorder Buffer Sharing , 2010, 2010 18th Euromicro Conference on Parallel, Distributed and Network-based Processing.

[34]  Kees G. W. Goossens,et al.  An efficient on-chip NI offering guaranteed services, shared-memory abstraction, and flexible network configuration , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[35]  William J. Dally,et al.  The GPU Computing Era , 2010, IEEE Micro.