A unified solution to reduce test power and test volume for Test-per-scan schemes

This paper proposes a unified solution to reduce test power and test volume for test-per-scan schemes. With the self-testing using MISR and Parallel SRSG (STUMPS) architecture and the developed reconfigurable Johnson counter, the proposed test pattern generator (TPG) applies two transition sequences to all scan chains, and the primary inputs of the circuit under test (CUT) keep unchanged at most times. Therefore, the switching activities both in the combinational block and in scan chains can be reduced simultaneously. If the generated test vectors that do not contribute to fault coverage are filtered out, the remaining deterministic patterns show the favorable features of high compressible and low-test power. Simulation results on ISCAS'89 benchmarks demonstrate that the proposed TPG imposes negligible impact on test length and power overhead of the CUT.

[1]  Sandeep K. Gupta,et al.  LT-RTPG: a new test-per-scan BIST TPG for low switching activity , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Dong Xiang,et al.  A Unified Solution to Scan Test Volume, Time, and Power Minimization , 2010, 2010 23rd International Conference on VLSI Design.

[3]  Patrick Girard,et al.  A modified clock scheme for a low power BIST test pattern generator , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[4]  Lei Li,et al.  Test set embedding for deterministic BIST using a reconfigurable interconnection network , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Sandeep K. Gupta,et al.  DS-LFSR: a BIST TPG for low switching activity , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  João Paulo Teixeira,et al.  Low Power BIST by Filtering Non-Detecting Vectors , 1999, European Test Workshop 1999 (Cat. No.PR00390).

[7]  Mark Mohammad Tehranipoor,et al.  Low-Transition Test Pattern Generation for BIST-Based Applications , 2008, IEEE Transactions on Computers.

[8]  Maria K. Michael,et al.  Test Set Generation with a Large Number of Unspecified Bits Using Static and Dynamic Techniques , 2010, IEEE Transactions on Computers.