We discuss the problem of designing asynchronous control devices for discrete event coordination specified by a Petri net model. The design is based on the compilation of standard circuit modules corresponding to PN fragments into a net modeling PN behavior and on the semantic interpretation of the modeling circuit. The impossibility of asynchronous implementation of the indivisible operation of marking change at the circuit level leads to the necessity of modeling PN with modified rules of marking change. Modifications of the known modules, a number of new module types, the rules of the module connections, and the procedures of minimization are given that considerably improve the quality of the obtained solutions in terms of both speed and area. The design “reefs” are fixed. The minimization procedures are usually associated with a change of marking change rules producing the problems of providing the equivalence of the initial and modified PNs.
[1]
Tam-Anh Chu,et al.
Synthesis of self-timed VLSI circuits from graph-theoretic specifications
,
1987
.
[2]
Mikko Tiusanen.
Some unsolved problems in modelling self-timed circuits using Petri nets
,
1988,
Bull. EATCS.
[3]
Raymond E. Miller,et al.
Sequential circuits and machines
,
1965
.
[4]
Michael Kishinevsky,et al.
Concurrent hardware : the theory and practice of self-timed design
,
1993
.
[5]
C. Petri.
Kommunikation mit Automaten
,
1962
.
[6]
Victor I. Varshavsky,et al.
Self-Timed Control of Concurrent Processes
,
1989
.