Verification of MARTE/CCSL Time Requirements in Promela/SPIN

The Clock Constraint Specification Language (CCSL) provides expressions and relations to specify the time requirements and causal dependencies of systems. It was initially proposed, in the context of MARTE: the UML profile for Modeling and Analysis of Real-Time and Embedded Systems. In this paper, we propose a method to verify CCSL specifications. We give a formal state-based interpretation of a fundamental subset of CCSL clock constraints. Based on it, we translate a CCSL specification into a Promela model and feed the result into the model checker SPIN. Then we show some patterns for expressing the properties of the model and do the verification. A digital filter application is used as an example to illustrate the approach.

[1]  Wang Yi,et al.  UPPAAL - a Tool Suite for Automatic Verification of Real-Time Systems , 1996, Hybrid Systems.

[2]  Robert de Simone,et al.  Modeling time(s) , 2007, MODELS'07.

[3]  Timothy Bourke,et al.  A timing model for synchronous language implementations in simulink , 2006, EMSOFT '06.

[4]  Michel Poize,et al.  TAXYS=Esterel+Kronos. A tool for verifying real-time properties of embedded systems , 2001, Proceedings of the 40th IEEE Conference on Decision and Control (Cat. No.01CH37228).

[5]  Frédéric Mallet,et al.  Specification and verification of time requirements with CCSL and Esterel , 2009, LCTES '09.

[6]  Rajeev Alur,et al.  Timed Automata , 1999, CAV.

[7]  Purandar Bhaduri,et al.  Verification of Giotto based Embedded Control Systems , 2006, Nord. J. Comput..

[8]  Thomas A. Henzinger,et al.  Giotto: a time-triggered language for embedded programming , 2001, Proc. IEEE.

[9]  Leslie Lamport,et al.  Time, clocks, and the ordering of events in a distributed system , 1978, CACM.

[10]  Gerard J. Holzmann,et al.  The Model Checker SPIN , 1997, IEEE Trans. Software Eng..

[11]  Thierry Gautier,et al.  Programming real-time applications with SIGNAL , 1991, Proc. IEEE.

[12]  허윤정,et al.  Holzmann의 ˝The Model Checker SPIN˝에 대하여 , 1998 .

[13]  Nicolas Halbwachs,et al.  Programming and Verifying Real-Time Systems by Means of the Synchronous Data-Flow Language LUSTRE , 1992, IEEE Trans. Software Eng..

[14]  Gérard Berry,et al.  The foundations of Esterel , 2000, Proof, Language, and Interaction.

[15]  Julien DeAntoni,et al.  VHDL observers for clock constraint checking , 2010, International Symposium on Industrial Embedded System (SIES).

[16]  Mads Tofte,et al.  The Foundations of Esterel , 2000 .

[17]  Sergio Yovine,et al.  KRONOS: a verification tool for real-time systems , 1997, International Journal on Software Tools for Technology Transfer.

[18]  Charles André,et al.  Syntax and Semantics of the Clock Constraint Specification Language (CCSL) , 2009 .